Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits

Thumbnail image of item number 1 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.
Thumbnail image of item number 2 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.
Thumbnail image of item number 3 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.
Thumbnail image of item number 4 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.
Showing 1-4 of 81 pages in this thesis.

PDF Version Also Available for Download.

Description

Sense amplifiers are important circuit components of a dynamic random access memory (DRAM), which forms the main memory of digital computers. The ability of the sense amplifier to detect and amplify voltage signals to correctly interpret data in DRAM cells cannot be understated. The sense amplifier plays a significant role in the overall speed of the DRAM. Sense amplifiers require matched transistors for optimal performance. Hence, the effects of mismatch through process variations must be minimized. This thesis presents a research which leads to optimal nanoscale CMOS sense amplifiers by incorporating the effects of process variation early in the design … continued below

Creation Information

Okobiah, Oghenekarho December 2010.

Context

This thesis is part of the collection entitled: UNT Theses and Dissertations and was provided by the UNT Libraries to the UNT Digital Library, a digital repository hosted by the UNT Libraries. It has been viewed 2171 times. More information about this thesis can be viewed below.

Who

People and organizations associated with either the creation of this thesis or its content.

Author

Chairs

Committee Member

Publisher

Rights Holder

For guidance see Citations, Rights, Re-Use.

  • Okobiah, Oghenekarho

Provided By

UNT Libraries

The UNT Libraries serve the university and community by providing access to physical and online collections, fostering information literacy, supporting academic research, and much, much more.

About | Browse this Partner

Contact Us

Corrections Questions

What

Descriptive information to help identify this thesis. Follow the links below to find similar items on the Digital Library.

Description

Sense amplifiers are important circuit components of a dynamic random access memory (DRAM), which forms the main memory of digital computers. The ability of the sense amplifier to detect and amplify voltage signals to correctly interpret data in DRAM cells cannot be understated. The sense amplifier plays a significant role in the overall speed of the DRAM. Sense amplifiers require matched transistors for optimal performance. Hence, the effects of mismatch through process variations must be minimized. This thesis presents a research which leads to optimal nanoscale CMOS sense amplifiers by incorporating the effects of process variation early in the design process. The effects of process variation on the performance of a standard voltage sense amplifier, which is used in conventional DRAMs, is studied. Parametric analysis is performed through circuit simulations to investigate which parameters have the most impact on the performance of the sense amplifier. The figures-of-merit (FoMs) used to characterize the circuit are the precharge time, power dissipation, sense delay and sense margin. Statistical analysis is also performed to study the impact of process variations on each FoM. By analyzing the results from the statistical study, a method is presented to select parameter values that minimize the effects of process variation. A design flow algorithm incorporating dual oxide and dual threshold voltage based techniques is used to optimize the FoMs for the sense amplifier. Experimental results prove that the proposed approach improves precharge time by 83.9%, sense delay by 80.2% sense margin by 61.9%, and power dissipation by 13.1%.

Language

Item Type

Identifier

Unique identifying numbers for this thesis in the Digital Library or other systems.

Collections

This thesis is part of the following collection of related materials.

UNT Theses and Dissertations

Theses and dissertations represent a wealth of scholarly and artistic content created by masters and doctoral students in the degree-seeking process. Some ETDs in this collection are restricted to use by the UNT community.

About | Browse this Collection

What responsibilities do I have when using this thesis?

Digital Files

When

Dates and time periods associated with this thesis.

Creation Date

  • December 2010

Added to The UNT Digital Library

  • Jan. 9, 2012, 9:53 p.m.

Usage Statistics

When was this thesis last used?

Yesterday: 0
Past 30 days: 0
Total Uses: 2,171
More Statistics

Interact With This Thesis

Here are some suggestions for what to do next.

Start Reading

Thumbnail image of item number 1 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.
Thumbnail image of item number 2 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.
Thumbnail image of item number 3 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.
Thumbnail image of item number 4 in: 'Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits'.

PDF Version Also Available for Download.

Citations, Rights, Re-Use

International Image Interoperability Framework

IIF Logo

We support the IIIF Presentation API

Links for Robots

Helpful links in machine-readable formats.

Archival Resource Key (ARK)

International Image Interoperability Framework (IIIF)

Metadata Formats

Images

URLs

Stats

Okobiah, Oghenekarho. Exploring Process-Variation Tolerant Design of Nanoscale Sense Amplifier Circuits, thesis, December 2010; Denton, Texas. (https://digital.library.unt.edu/ark:/67531/metadc67942/: accessed July 18, 2024), University of North Texas Libraries, UNT Digital Library, https://digital.library.unt.edu; .

Back to Top of Screen