5 Matching Results

Search Results

Advanced search parameters have been applied.

VME Data Acquisition Modules for MINERvA Experiment

Description: This document describes two VME modules developed for MINERvA experiment at Fermilab. The Chain ReadOut Controller (CROC) module has four serial data channels and can interface with up to 48 front-ends using standard CAT5e networking cable. The data transmission rate of each channel is 160 Mbit/s. The maximum data transmission rate via VME bus is {approx}18 MB/s. The Chain Readout Interface Module (CRIM) is designed to provide various interface functions for the CROC module. It is compatible with MINOS MTM timing module and can be used to distribute timing signals to four CROC modules. The CRIM module also has a data port compatible with the CROC serial data interface. The data port can be used for diagnostic purpose and can generate triggers from front-end events. The CRIM module is a standard D08(O) interrupter module.
Date: January 1, 2010
Creator: Baldin, B. & /fermilab
Partner: UNT Libraries Government Documents Department

Color coherent radiation in multijet events from p{bar p} collisions at {radical}s = 1.8 TeV

Description: We report on a study of color coherence effects in p{bar p} collisions based on data collected by the D0 detector during the 1992-1993 run of the Fermilab Tevatron collider at the center of mass energy {radical}s = 1.8 TeV. We demonstrate initial-to-final state color interference effects by measuring spatial correlations between soft and hard jets in multijet events. The data are compared to Monte Carlo simulations with different color coherence implementations and to the predictions of a NLO parton level calculation.
Date: August 1, 1995
Creator: Abachi, S.; Ahn, S. & Baldin, B.
Partner: UNT Libraries Government Documents Department

Search for chargino-neutralino associated production via trileptonic final states with DO detector

Description: Preliminary results from a search for the production of an associated lightest chargino, W{sub 1}, and second lightest neutralino, Z{sub 2}, pair with the D0 detector at Fermilab`s pp collider with {radical}s = 1.8 TeV are presented. Based on approximately 85 pb{sup -1} of data collected during the 1993-1995 Tevatron Runs we set a 95% C.L. upper limit on the chargino-neutralino cross section times branching fraction to any trileptonic final state ranging from 0.91 pb to 0.19 pb for wino masses ranging from 45 GeV/c{sup 2} to 96 GeV/c{sup 2}.
Date: September 1, 1996
Creator: Abachi, S.; Ahn, S.; Baldin, B. & Bhat, P.C.
Partner: UNT Libraries Government Documents Department

D{O} upgrade muon electronics design

Description: The planned luminosity for the upgrade is ten times higher than at present (L {approximately} 10{sup 32}cm{sup {minus}2}s{sup {minus}1}) and involves a time between collisions as small as 132 ns. To operate in this environment, completely new electronics is required for the 17,500 proportional drift tubes of the system. These electronics include a deadtimeless readout, a digital TDC with about 1 ns binning for the wire signals, fast charge integrators and pipelined ADCs for digitizing the pad electrode signals, a new wire signal triggering scheme and its associated trigger logic, and high level DSP processing. Some test results of measurements performed on prototype channels and a comparison with the existing electronics are presented.
Date: November 1, 1994
Creator: Baldin, B.; Green, D.; Haggerty, H. & Hansen, S.
Partner: UNT Libraries Government Documents Department

D-Zero muon readout electronics design

Description: The readout electronics designed for the D{null} Muon Upgrade are described. These electronics serve three detector subsystems and one trigger system. The front-ends and readout hardware are synchronized by means of timing signals broadcast from the D{null} Trigger Framework. The front-end electronics have continuously running digitizers and two levels of buffering resulting in nearly deadtimeless operation. The raw data is corrected and formatted by 16- bit fixed point DSP processors. These processors also perform control of the data buffering. The data transfer from the front-end electronics located on the detector platform is performed by serial links running at 160 Mbit/s. The design and test results of the subsystem readout electronics and system interface are discussed.
Date: November 1, 1996
Creator: Baldin, B.; Hansen, S.; Los, S.; Matveev, M. & Vaniev, V.
Partner: UNT Libraries Government Documents Department