Intelligent Metamodel Integrated Verilog-AMS for Fast and Accurate Analog Block Design Exploration

PDF Version Also Available for Download.

Description

Patent relating to a method for modeling a circuit comprising storing a plurality of design variable ranges for a circuit component in a non-transient electronic data memory.

Physical Description

19 p. : ill.

Creation Information

Mohanty, Saraju P.; Kougianos, Elias & Zheng, Geng May 5, 2015.

Context

This patent is part of the collection entitled: UNT Scholarly Works and was provided by UNT College of Engineering to Digital Library, a digital repository hosted by the UNT Libraries. It has been viewed 114 times , with 18 in the last month . More information about this patent can be viewed below.

Who

People and organizations associated with either the creation of this patent or its content.

Inventors

Publisher

Provided By

UNT College of Engineering

The UNT College of Engineering strives to educate and train engineers and technologists who have the vision to recognize and solve the problems of society. The college comprises six degree-granting departments of instruction and research.

Contact Us

What

Descriptive information to help identify this patent. Follow the links below to find similar items on the Digital Library.

Degree Information

Description

Patent relating to a method for modeling a circuit comprising storing a plurality of design variable ranges for a circuit component in a non-transient electronic data memory.

Physical Description

19 p. : ill.

Notes

Abstract: A method for modeling a circuit comprising storing a plurality of design variable ranges for a circuit component in a non-transient electronic data memory. Performing transistor-level simulations at a plurality of sample points for the circuit component to generate a plurality of design variable samples for the circuit component. Storing a neural network architecture in the non-transient electronic data memory that models the plurality of design variable samples for the circuit component. Storing a performance metric metamodel and a circuit parameter metamodel generated using Verilog-AMS.

Prior Publication Data: US 2014/0282314 A1, Sep. 18, 2014.

Related U.S. Application Data: Provisional application No. 61/779,009, filed on Mar. 13, 2013.

Subjects

Keywords

Library of Congress Subject Headings

Language

Item Type

Identifier

Unique identifying numbers for this patent in the Digital Library or other systems.

Collections

This patent is part of the following collection of related materials.

UNT Scholarly Works

Materials from the UNT community's research, creative, and scholarly activities and UNT's Open Access Repository. Access to some items in this collection may be restricted.

What responsibilities do I have when using this patent?

When

Dates and time periods associated with this patent.

Submitted Date

  • March 12, 2014

Accepted Date

  • May 5, 2015

Creation Date

  • May 5, 2015

Added to The UNT Digital Library

  • Aug. 29, 2017, 9:38 a.m.

Usage Statistics

When was this patent last used?

Yesterday: 3
Past 30 days: 18
Total Uses: 114

Where

Geographical information about where this patent originated or about its content.

Publication Place

Map Information

  • map marker Automatically generated Place Name coordinates.
  • map marker Automatically generated Publication Place coordinates.
  • Repositioning map may be required for optimal printing.

Mapped Locations

Interact With This Patent

Here are some suggestions for what to do next.

Start Viewing

PDF Version Also Available for Download.

International Image Interoperability Framework

IIF Logo

We support the IIIF Presentation API

Mohanty, Saraju P.; Kougianos, Elias & Zheng, Geng. Intelligent Metamodel Integrated Verilog-AMS for Fast and Accurate Analog Block Design Exploration, patent, May 5, 2015; Washington, D.C.. (digital.library.unt.edu/ark:/67531/metadc991053/: accessed December 11, 2018), University of North Texas Libraries, Digital Library, digital.library.unt.edu; crediting UNT College of Engineering.