Efficient Energy Saving Scheme for On-Chip Caches

PDF Version Also Available for Download.


This paper discusses efficient energy saving techniques for on-chip caches, focusing especially on drowsy cache schemes.

Physical Description

10 p.

Creation Information

Gomathisankaran, Mahadevan & Somani, Arun 2002.


This paper is part of the collection entitled: UNT Scholarly Works and was provided by UNT College of Engineering to Digital Library, a digital repository hosted by the UNT Libraries. It has been viewed 56 times . More information about this paper can be viewed below.


People and organizations associated with either the creation of this paper or its content.


Provided By

UNT College of Engineering

The UNT College of Engineering strives to educate and train engineers and technologists who have the vision to recognize and solve the problems of society. The college comprises six degree-granting departments of instruction and research.

Contact Us


Descriptive information to help identify this paper. Follow the links below to find similar items on the Digital Library.

Degree Information


This paper discusses efficient energy saving techniques for on-chip caches, focusing especially on drowsy cache schemes.

Physical Description

10 p.


Abstract: With the reduction in feature size the static power component, such as the leakage power, dominates the dynamic power consumption in the on-chip caches. It has been observed that all cache lines need not be kept alive at all times. Only a very few lines during a given window of time need to be actively powered from the footprint, i.e., they are accessed during that time. Earlier research has addressed the issue of how to determine the set of active lines and how long to keep them active (powered). Circuit techniques have also been developed to keep a cache line in low leakage state i.e., Drowsy State when the line is not being accessed or used. Such a cache is called drowsy cache. These circuit techniques try to achieve maximum reduction in the leakage power without losing the information content and with minimal performance penalty associated with power transitions. These techniques when used with optimal switching scheme, which decides when and what lines to drowse, results in maximum reduction in energy consumed. In this paper, the authors study the cache access pattern to evaluate them and arrive at an optimal scheme to implement the drowsy cache. The authors achieve energy reduction on the average of 88% of maximum gain achievable through the underlying circuit technique. The authors also compare the performance of their scheme with the earlier proposed schemes and show that the authors can achieve up to 6% of higher saving in cache energy for the benchmarks studied (with an average on 4% for all benchmarks with equal weights) without any additional performance penalty.



Item Type


This paper is part of the following collection of related materials.

UNT Scholarly Works

Materials from the UNT community's research, creative, and scholarly activities and UNT's Open Access Repository. Access to some items in this collection may be restricted.

What responsibilities do I have when using this paper?


Dates and time periods associated with this paper.

Creation Date

  • 2002

Added to The UNT Digital Library

  • July 31, 2012, 11:22 a.m.

Description Last Updated

  • July 18, 2013, 1:14 p.m.

Usage Statistics

When was this paper last used?

Yesterday: 0
Past 30 days: 1
Total Uses: 56

Interact With This Paper

Here are some suggestions for what to do next.

Start Reading

PDF Version Also Available for Download.

International Image Interoperability Framework

IIF Logo

We support the IIIF Presentation API

Gomathisankaran, Mahadevan & Somani, Arun. Efficient Energy Saving Scheme for On-Chip Caches, paper, 2002; (digital.library.unt.edu/ark:/67531/metadc94293/: accessed November 12, 2018), University of North Texas Libraries, Digital Library, digital.library.unt.edu; crediting UNT College of Engineering.