SEU mitigation for half-latches in xilinx virtex FPGAs.

PDF Version Also Available for Download.

Description

The performance, in-system reprogrammability, flexibility, and reduced costs of SRAM-based field-programmable gate arrays (FPGAs) make them very interesting for high-speed, on-orbit data processing, but, because the current generation of radiation-tolerant SRAM-based FPGAs are derived directly from COTS versions of the chips, their memory structures are still susceptible to single-event upsets (SEUs) . While previous papers have described the SEU characteristics and mitigation techniques for the configuration and user memory structures on the Xilinx Virtex family of FPGAs, we will concentrate on the effects of SEUs on 'half-latch' structures within the Virtex architecture, describe techniques for mitigating these effects, and provide ... continued below

Physical Description

[6] p.

Creation Information

Graham, P. S. (Paul S.); Caffrey, M. P. (Michael Paul); Wirthlin, M. J. (Michael J.); Johnson, D. E. (Darrel Eric) & Rollins, N. (Nathan) January 1, 2003.

Context

This article is part of the collection entitled: Office of Scientific & Technical Information Technical Reports and was provided by UNT Libraries Government Documents Department to Digital Library, a digital repository hosted by the UNT Libraries. It has been viewed 22 times . More information about this article can be viewed below.

Who

People and organizations associated with either the creation of this article or its content.

Provided By

UNT Libraries Government Documents Department

Serving as both a federal and a state depository library, the UNT Libraries Government Documents Department maintains millions of items in a variety of formats. The department is a member of the FDLP Content Partnerships Program and an Affiliated Archive of the National Archives.

Contact Us

What

Descriptive information to help identify this article. Follow the links below to find similar items on the Digital Library.

Description

The performance, in-system reprogrammability, flexibility, and reduced costs of SRAM-based field-programmable gate arrays (FPGAs) make them very interesting for high-speed, on-orbit data processing, but, because the current generation of radiation-tolerant SRAM-based FPGAs are derived directly from COTS versions of the chips, their memory structures are still susceptible to single-event upsets (SEUs) . While previous papers have described the SEU characteristics and mitigation techniques for the configuration and user memory structures on the Xilinx Virtex family of FPGAs, we will concentrate on the effects of SEUs on 'half-latch' structures within the Virtex architecture, describe techniques for mitigating these effects, and provide new experimental data which illustrate the effectiveness of one of these mitigation techniques under proton radiation.

Physical Description

[6] p.

Source

  • Submitted to: IEEE Nuclear and Space Radiation Effects Conference, July 21-25, 2003, Monterey, CA, USA

Language

Item Type

Identifier

Unique identifying numbers for this article in the Digital Library or other systems.

  • Report No.: LA-UR-03-0859
  • Grant Number: none
  • Office of Scientific & Technical Information Report Number: 976550
  • Archival Resource Key: ark:/67531/metadc931761

Collections

This article is part of the following collection of related materials.

Office of Scientific & Technical Information Technical Reports

Reports, articles and other documents harvested from the Office of Scientific and Technical Information.

Office of Scientific and Technical Information (OSTI) is the Department of Energy (DOE) office that collects, preserves, and disseminates DOE-sponsored research and development (R&D) results that are the outcomes of R&D projects or other funded activities at DOE labs and facilities nationwide and grantees at universities and other institutions.

What responsibilities do I have when using this article?

When

Dates and time periods associated with this article.

Creation Date

  • January 1, 2003

Added to The UNT Digital Library

  • Nov. 13, 2016, 7:26 p.m.

Description Last Updated

  • Dec. 12, 2016, 4:48 p.m.

Usage Statistics

When was this article last used?

Yesterday: 0
Past 30 days: 3
Total Uses: 22

Interact With This Article

Here are some suggestions for what to do next.

Start Reading

PDF Version Also Available for Download.

International Image Interoperability Framework

IIF Logo

We support the IIIF Presentation API

Graham, P. S. (Paul S.); Caffrey, M. P. (Michael Paul); Wirthlin, M. J. (Michael J.); Johnson, D. E. (Darrel Eric) & Rollins, N. (Nathan). SEU mitigation for half-latches in xilinx virtex FPGAs., article, January 1, 2003; United States. (digital.library.unt.edu/ark:/67531/metadc931761/: accessed September 26, 2018), University of North Texas Libraries, Digital Library, digital.library.unt.edu; crediting UNT Libraries Government Documents Department.