Overall Project Title: Center for Programming Models for Scalable Parallel Computing
Coordinating PI: Rusty Lusk, ANL
Subproject Title: Future Programming Models
PI: Guang R. Gao
Reporting Period: Final Report

Executive Summary (Final):

The mission of the pmodel center project is to develop software technology to support scalable parallel programming models for terascale systems. The goal of the specific UD subproject is in the context developing an efficient and robust methodology and tools for HPC programming. More specifically, the focus is on developing new programming models which facilitate programmers in porting their application onto parallel high performance computing systems.

During the course of the research in the past 5 years, the landscape of microprocessor chip architecture has witnessed a fundamental change – the emergence of multi-core/many-core chip architecture appear to become the mainstream technology and will have a major impact to for future generation parallel machines. The programming model for shared-address space machines is becoming critical to such multi-core architectures. Our research highlight is the in-depth study of proposed fine-grain parallelism/multithreading support on such future generation multi-core architectures. Our research has demonstrated the significant impact such fine-grain multithreading model can have on the productivity of parallel programming models and their efficient implementation.

Research Areas

The research activities of the first 4 years are already summarized in their individual annual reports. Here we will be focused on the 5th year of 2005-2006, the Delaware team has continued on the following areas:

1. Continue to conduct and finish in-depth performance studies to demonstrate the performance scalability and portability of a fine-grain multithreaded program execution model (such as the EARTH model) across multiple parallel execution platforms.
2. Continue and finish the design of an experimental infrastructure/platform for development and evaluation of research in future programming models.
3. Continue and to finish the study of parallel programming construct that can simplify the use of fine-grained synchronization, while delivering scalable parallelism by using a weak memory consistency model.
4. Continue and finish the development of Open64 compiler framework and use it as our research for mapping high-level programming language constructs and demonstrate the performance improve on selected target architecture platforms.

**Highlight of Achievements**

The research achievement of the first 4 years is already summarized in their individual annual reports.

Here we will be focused on the research achievement 5th year of 2005-2006. As a highlight, the Delaware team has accomplished in the following areas:

For development and evaluation of future programming models, we are first looking into an industry de facto standard programming model for shared memory systems based on the emerging class of multi-core chip architectures – OpenMP. Based on our work on TiNy Threads (TNT), a thread virtual machine that, as a case study, efficiently maps the thread model directly to the Cyclops-64 (C64) ISA features, we ported and optimized an open source OpenMP (and our extensions) implementation to the C64 chip architecture. We have developed a mapping strategy that explores the opportunities to optimize OpenMP programs on a state-of-the-art multi-core chip architecture such as C64. Specifically, we consider the following three areas: (1) a memory aware runtime library that places frequently used data structures in scratchpad memory to ensure fast access; (2) a unique spin lock algorithm for shared memory synchronization based on in-memory atomic instructions and native support for thread level execution; (3) a fast barrier that directly uses C64 hardware support for collective synchronization.

![Figure 1: Overhead (cycles) of Spin Lock Algorithms](image-url)
For example, we customized the well-known MCS spin lock algorithm to a new extension called MCS-SW to C64 using the C64 efficient sleep/wakeup support. Instead of spinning, a thread waiting for a lock goes to sleep after it adds itself into the linked-list based waiting queue. When the lock owner releases the lock, it wakes up its successor by sending a wakeup signal. MCS-SW also uses less memory space than the original implementation. As shown in Figure 1, the new MCS-SW algorithm shows several cycles lower overhead than the Original MCS for more than one thread. Additionally, MCS-SW executes much less instructions per lock/release pair. Thus it consumes less power. In summary, MCS-SW is a more efficient spin lock algorithm for C64 in all three aspects of interest: time, memory, and power.

All three optimizations together result in an 80% overhead reduction for language constructs in OpenMP (example in Figure 2). We believe that such a significant reduction in the cost of managing parallelism makes OpenMP more amenable for writing parallel programs on the C64 platform.

![Figure 2: Overhead (us) of OpenMP parallel and parallel for (base: direct porting; opt: optimized)](image)

Moreover, to increase our understanding of the behavior and performance characteristics of OpenMP programs on multi-core architectures, we have studied the performance of basic OpenMP language constructs on a multi-core chip architecture such as the C64 architecture. Compared with previous work on conventional SMP systems, the overhead of OpenMP language constructs on C64 is at least one order of magnitude lower. For example, when 128 threads are executing a barrier concurrently with our OpenMP implementation on C64, the overhead is only 983 cycles (see Figure 3). In comparison, a barrier performed with tens of threads normally takes tens of thousands of cycles on a conventional commodity SMP system.
The impact of this work on future programming models has been discussed in Prof. Gao's Keynote address at the International OpenMP Workshop (IWOMP) held in Reims, France, June 12-13, 2006.

Figure 3: Overhead (cycles) of barrier

References and publications (2005-2006)

[CuvilloEtal05] Juan B. del Cuvillo, Weirong Zhu, Ziang Hu and Guang R. Gao, TiNy Threads: a Thread Virtual Machine for the Cyclops64 Cellular Architecture, 5th Workshop on Massively Parallel Processing (WMPP05), April 4-8, 2005 in Denver, Colorado.

[CuvilloEtal06.1] Juan del Cuvillo, Weirong Zhu, Ziang Hu and Guang R. Gao, Toward a Software Infrastructure for the Cyclops-64 Cellular Architecture, the 20th International Symposium on High Performance Computing Systems and Applications (HPCS2006), St. John's, Newfoundland and Labrador, Canada May 14-17, 2006


References and Publications (2002-2005)

In the context of the reported work, we have included some publications from previous years as well.

Refereed Journal Publications


Refereed Conference Publications


Technical Reports

[CuvilloEtA04] Juan Cuvillo, Ziang Hu, Weirong Zhu, Fei Chen, Guang R. Gao, Toward a Software Infrastructure for the Cyclops64 Cellular Architecture, CAPSL Technical Memo 055, Department of Electrical and Computer Engineering, University of Delaware, April 26, 2004

[SarkarGao04] Vivek Sarkar and Guang R. Gao, Analyzable Atomic Sections: Integrating Fine-Grained Synchronization and Weak Consistency Models for Scalable Parallelism, CAPSL Technical Memo 052, Department of Electrical and Computer Engineering, University of Delaware, February 09, 2004