Preliminary test results for the SVX4

PDF Version Also Available for Download.

Description

We present and summarize the preliminary test results for SVX4 chip testing. There are presently two versions of the SVX4. Version 2 has on-chip bypassing and Version 1 does not. The on-chip bypassing is a layer of transistors under the front-end analog pipeline that acts as a bypassing capacitor for the voltage supply. Its size is about a microfarad. We aggressively choose to test Version 2 because of this feature. The feature is advantageous for hybrid design because it eliminates the need for an additional passive component on the hybrid itself by placing it on the actual SVX4 die. Also, ... continued below

Physical Description

49 pages

Creation Information

Christofek, L.; Hanagaki, K.; Rapidis, P.; Utes, M. & /Fermilab June 1, 2005.

Context

This report is part of the collection entitled: Office of Scientific & Technical Information Technical Reports and was provided by UNT Libraries Government Documents Department to Digital Library, a digital repository hosted by the UNT Libraries. More information about this report can be viewed below.

Who

People and organizations associated with either the creation of this report or its content.

Publisher

Provided By

UNT Libraries Government Documents Department

Serving as both a federal and a state depository library, the UNT Libraries Government Documents Department maintains millions of items in a variety of formats. The department is a member of the FDLP Content Partnerships Program and an Affiliated Archive of the National Archives.

Contact Us

What

Descriptive information to help identify this report. Follow the links below to find similar items on the Digital Library.

Description

We present and summarize the preliminary test results for SVX4 chip testing. There are presently two versions of the SVX4. Version 2 has on-chip bypassing and Version 1 does not. The on-chip bypassing is a layer of transistors under the front-end analog pipeline that acts as a bypassing capacitor for the voltage supply. Its size is about a microfarad. We aggressively choose to test Version 2 because of this feature. The feature is advantageous for hybrid design because it eliminates the need for an additional passive component on the hybrid itself by placing it on the actual SVX4 die. Also, the SVX4 was designed to operate in two modes: D. and CDF. One can set which mode the chip will operate by placing a jumper in the proper position on the SVX4 chip carrier. In either mode, the chip can either use the operating parameters from the shift register or the shadow register. Similarly, this is selected by placing a jumper on the SVX4 chip carrier. This chip has this feature because it was unknown whether the new design of the shadow register would be operable. The shadow register is also call the SEU register or Single Event Upset register. An introduction into the functionality of the chip and an explanation on the difference between D. and CDF mode can be found in the SVX4 User's Manual [1].

Physical Description

49 pages

Language

Item Type

Identifier

Unique identifying numbers for this report in the Digital Library or other systems.

  • Report No.: FERMILAB-TM-2316-E
  • Grant Number: AC02-76CH03000
  • DOI: 10.2172/875568 | External Link
  • Office of Scientific & Technical Information Report Number: 875568
  • Archival Resource Key: ark:/67531/metadc873911

Collections

This report is part of the following collection of related materials.

Office of Scientific & Technical Information Technical Reports

What responsibilities do I have when using this report?

When

Dates and time periods associated with this report.

Creation Date

  • June 1, 2005

Added to The UNT Digital Library

  • Sept. 21, 2016, 2:29 a.m.

Description Last Updated

  • Dec. 6, 2016, 4:25 p.m.

Usage Statistics

When was this report last used?

Congratulations! It looks like you are the first person to view this item online.

Interact With This Report

Here are some suggestions for what to do next.

Start Reading

PDF Version Also Available for Download.

Citations, Rights, Re-Use

Christofek, L.; Hanagaki, K.; Rapidis, P.; Utes, M. & /Fermilab. Preliminary test results for the SVX4, report, June 1, 2005; Batavia, Illinois. (digital.library.unt.edu/ark:/67531/metadc873911/: accessed August 19, 2017), University of North Texas Libraries, Digital Library, digital.library.unt.edu; crediting UNT Libraries Government Documents Department.