6-76
copy to 217 15

BNL 20784

(MPS Note #34)

MPS Data Acquisition System

S. E. Eiseman and W. J. Miller

September 25, 1975

NOTICE

PORTIONS OF THIS REPORT ARE ILLEGIBLE. It has been reproduced from the best available copy to permit the broadest possible availability.

NOTICE
This report was prepared as an account of work sponsored by the United States Government. Neither the United States nor the United States Energy Research and Development Administration, nor any of their employees, nor any of their contractors, subcontractors, or their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any information, apparatus, product or process disclosed, or represents that its use would not infringe privately owned rights.

MASTER

INFORMAL REPORT

DISTRIBUTION OF THIS DOCUMENT IS

BROOKHAVEN NATIONAL LABORATORY
ASSOCIATED UNIVERSITIES, INC.

under contract No. E(30-1)-16 with the
UNITED STATES ENERGY RESEARCH AND DEVELOPMENT ADMINISTRATION

py

NOTICE

This report was prepared as an account of work sponsored by the United States Government. Neither the United States nor the Energy Research and Development Administration, nor any of their employees, nor any of their contractors, subcontractors, or their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any information, apparatus, product or process disclosed, or represents that its use would not infringe privately owned rights.

PRINTED IN THE UNITED STATES OF AMERICA

Available from

National Technical Information Service

5285 Port Royal Road

Springfield, VA 22161

Price: Domestic \$5.50; Foreign \$8.00

Microfiche \$2.25

December 1975

180 copies

MPS DATA ACQUISITION SYSTEM

Introduction

Data generated by the various particle detectors in the Multiparticle Spectrometer Facility (MPS) (Fig. 1) are collected by the Data Acquisition System and formatted into 18-bit words. A 16 K-word core memory in the DATA HANDLER buffers these words during the spill and then writes them out onto magnetic tape between spills. The Data Handler also tags selected events for transmission to the on-line computer (PDP-10) for analysis if the computer is available. The MPS and the particle detectors are described in Refs. 1 and 2. A description of the Data Handler will be made available at some future date. This note describes that part of the DATA Acquisition System which connects the detectors to the Data Handler; namely, the Detector Electronics, Device Controller and device port Optical Isolator. See Fig. 2 for a system block diagram.

System Operation

The salient features of the MPS, detectors and the Data Handler are summarized below. The primary detectors used are (going roughly from upstream to downstream):

- Beam Drift Chamber
- Beam Scintillation Counters (Photomultiplier)
- Beam Rodoscopes (PWC)
- Beam Cerenkov Counter (Photomultiplier)
- Trigger Scintillation Counters (Photomultiplier)
- Trigger Chambers (PWC)
- Capacitive Spark Chambers

Magnetostrictive Spark Chambers

Recoil Cerenkov Counter (Photomultiplier)

Recoil Trigger Chambers (PWC)

Downstream Trigger Scintillation Hodoscopes

Downstream Cerenkov Counter

Located within the Fast Electronics Trailer at the MPS is an array of high speed NIM logic which determines for each incident beam particle whether or not to trigger an event recording cycle. To do this, prompt signals from the beam detector electronics are combined to define a "good beam particle", i.e. one that fully traverses the incident beam system is of the correct type (π^+ , K^+ , p^+), and one which if it were to trigger a recording cycle would probably be analyzable by the software. The trigger PWC's and downstream trigger hodoscopes provide discrete levels on their respective prompt signals which are directly related to the number of particles traversing each detector. The electronics forms a trigger by requiring a good beam particle and a unique number of particles in various detectors around and downstream of the MPS target. When the fast electronics in the trailer succeeds in forming such a trigger, the event recording cycle is initiated and the gates are disabled until the cycle is complete.

The trigger signal from the fast electronics trailer directly controls numerous latching operations in the fast trailer and the Control Room, and it also initiates the readout cycle of the Data Handler, Digital signals representing the state of each PWC wire, each piece of scintillator in a hodoscope, and each cell of a Cerenkov hodoscope are connected by long delay lines to buffer latches. The hodoscope latches in the Control Room are gated open for a short time by the trigger pulse to accept the photomultiplier

type digitized signals. In the case of the PWC's, the buffers are located in the fast trailer and actually are gated for every good beam particle so that the trigger must disable the strobe gate until the cycle is complete. There are also CAMAC event data gates for recoil Cerenkov pulse height, drift chamber Time-to-Digital information and downstream Cerenkov hodoscope pulse information which are controlled by the trigger signal. Additionally, the trigger signal must fire the High Voltage Pulsers for the Spark Chambers and also generate the signals known as "Quiet Gates" which bracket the electromagnetic disturbance from the sparking to suppress spurious signals in critical electronics circuits.

Meanwhile, the trigger signal is applied to one or more USER PORTS which send an optically isolated pulse to the Data Handler via any (or several) of four triggering bits in each port. The Data Handler can accept multiple sources of this signal and by using switches on the Data Handler, USER PORTS can be favored or treated equally in their ability to trigger the system. The four trigger bits for each USER PORT are wired (by patch boards) in such a way that the devices to be read out during the cycle depend upon which trigger bits were used to initiate the cycle. One can, for instance, trigger the cycle in such a way that PWC's and hodoscopes are read out but spark chambers (which require a longer readout and recovery time) are not.

The devices communicate with the Data Handler over optically isolated busses called DEVICE PORTS. Table I shows the current assignments of the device ports which are reserved for hodoscopes, beam PWC's, trigger PWC's, CAMAC event system, the Cerenkov pulse height system and the capacitive

and magnetostrictive chamber systems. Upon receipt of a trigger, the Data Handler interrogates each device port in sequence beginning with Port 00 and skipping device ports which are either switched out manually at the Data Handler (device port toggle switches) or are to be skipped as determined by the trigger bit patch board. A timing diagram is shown in Fig. 3.

The device ports are actually optically isolated data busses and consequently several device controllers can be attached to each device port by daisy chaining. The device controllers contain the circuitry to recognize an address (group word) from the data handler and then proceed to examine the buffers, scalars, Camac units etc. connected to it and upon command, format the data and transmit it in 18-bit words to the data handler. The group word assignments for each device controller are given in Table I.

The format of the data actually written onto magnetic tape by the data handler is shown in Fig. 4. The device controllers supply the data words. The data handler suffixes the group word. The group word number is the device controller address. There is only one physical magnetostrictive controller, and only one capacitive device controller; however, several group words appear for these devices in order to sub-divide the data. The data handler does not supply group words 33 to 62; these actually come from the magnetostrictive device controller. The 64th group word contains information concerning the trigger bits and so forth and is generated by the data handler itself. At the end of each spill a special word is written by the data handler and it contains the scalars, DVM, etc. which monitor the experiment.

The Device Ports

TABLE I

The following is a list of currently employed devices with their group and port numbers.

<u>DEVICE</u>	<u>PORT #</u>	<u>GROUP #'s</u>
Hodoscope (fast gates)	00	00
Beam PWC's	01	01
Trigger PWC's	02	04
CAMAC System	04	16
Capacitive Spark Chambers	06	24 - 30
Magnetostrictive Spark Chambers	07	32 - 62

The Device Ports

The Data Handler services the device controllers serially, by group number, collecting the data and inserting a group word for each controller. The group word format is:

M.S.B.

L.S.B.

← # of Data Words → * Group # ←

000 X8 X7 X6 X5 X4 X3 X2 X1 X0 G5 G4 G3 G2 G1 G0

Servicing the controllers is accomplished using optically isolated device ports, one for each group of controllers. In this way ground loops are eliminated. A schematic of a Device Port optical isolator is shown in Fig. 5.

Optical Isolator Module

The optical isolator module is located remotely with the device controllers. Each signal between the data handler and controller is ground isolated with a Hewlett Packard (5082-4360) optical isolator. This circuit is as fast as commercially available ($\approx 10\text{MHz}$), (65 nsec prog. delay). The output is driven by a differential line driver DM8831. In order to preserve isolation the power supply for the isolators and drivers is supplied from the MPS control room (+12V) and regulated on the module to +5V. A device port wiring diagram is shown in Fig. 6.

Port Signals

The following is a description of the Device Port signals.

Group Address Lines - 6 binary bits for unique addressing of controller

Group Request - pulse that occurs after the address lines have stabilized.

It's use is to prevent incorrect decoding of address.

Handler Ready (HR) - Data handler initiated is sent when handler is ready for transmission of an 18-bit byte of data.

Data Ready (DR) - Controller initiated is sent when controller is ready for transmission of data and after receipt of (HR).

Group Acknowledge (GA) - Signal is generated by controller when correct address has been decoded and is dropped when the controller has completed its data transmission for the complete event cycle.

Data Lines - 18 binary bits of data.

The Device Controllers and Detector Electronics (see Fig. 2) for each Device Port are described in succeeding sections.

HODOSCOPE SYSTEM - PORT 00

Detector Electronics

Electronically, the detectors are photomultiplier tubes (PM). A block diagram of the Hodoscope System is shown in Fig. 7. The base, amplifier and adder/disc are discussed in Reference 1 and schematics are given in Figs. 8, 9 and 10. The Discriminating Coincidence/Buffer (DCB) is a commercial NIM module (EG&G #C142 or C196). The data bits represent the status of a Cerenkov cell or a piece of scintillator. The Adder/disc circuits can add the signals if several PM's are connected to the same cell. The prompt signal is often summed over the entire hodoscope to count the number of hits in the hodoscope, or is put into a matrix logic circuit with other hodoscopes.

HODOSCOPE CONTROLLER

The controller interfaces the DCB's (EG&G's C142 DCB's and C146 strobed coincidence buffers) with the data handler. Each data bit equals one DCB channel. Unlike other controllers it sends only data, the sequence identifying the location. Maximum capacity is 360 fast gates, 180 of each type.

After the correct address is decoded a group acknowledge (GA) is sent to the data handler which in turn sends the first HR. HR starts a timing sequence which delays (200 ns) before sending a DR signal. During this time the first strobe pulse is generated (3 x 74164 shift registers) and opens half the gates (18) on the first multiplexer board. This cycle is continued until the last strobe (pre-selected) is reached. This strobe is not sent to the multiplexer board, instead it generates a STOP which turns off the ON flip-flop and Group Acknowledge. The data handler then goes on to the next device. The fast gates are reset with Quiet Gate routed through the device controller and the multiplexer board. The controller can be tested or used independently of the data handler by switching the internal switch to test. A block diagram is shown in Fig. 11 and a schematic in Fig. 12.

Control Indicators

STOP - The controller has completed the data handler cycle.

GA - The controller has successfully decoded the data handler address.

HR - The controller has received at least one HR signal.

DR - The controller has generated at least one DR signal.

Mechanical Configuration

The controller is located in the MPS control room. It occupies two slots of a CAMAC tray along with the 10 multiplexer modules and one optical isolator. The Detector Electronics is located near the detector.

BEAM PWC SYSTEM - PORT 01

Detector Electronics

Sixteen planes are currently interfaced. There are four planes per Device Controller with four device controllers all daisy-chained to a single device port as shown in the block diagram of Fig. 6. Beam hodoscope H8 uses 50-foot coax, which has a slightly different test pulser network. Schematics for the various circuits are given in Figs. 14 through 18, and a brief description of each circuit board follows.

1. Test Pulser Networks

These resistor networks fan out a test pulse to each wire of the system. The networks are shown in Fig. 14. This pulser system allows one to study the electronic performance (gain and delay variations from wire to wire, etc.). A separate test system is also available to introduce (differentiated) pulses onto the anode wires of a PWC by pulsing the PWC cathode.

2. Cluster Trigger Board (CT)

Each card contains 8 identical circuits, one per PWC wire. The board remotely receives the PWC signals, many of which are in the MPS magnet, by way of 95 Ω ribbon coax. Chambers in and near the MPS magnet have 50 foot lengths of this cable, with the CT boards located in the fast trailer. Beam chambers have 10 foot lengths with the CT's located on the experimental floor, except H8 as noted earlier.

The signals are isolated with 1:2 step-up pulse transformers and effectively terminated in 100Ω . The PWC signals are typically 500 μ volts - 20 nsec. and are amplified using a gain of 100 video amplifier (μ a733). The pulses are compared with a threshold voltage using fast, low-jitter comparators (μ a760). The comparator outputs trigger monostables (74123) set to 70NS for 26 wires/inch beam PWC's and 100NS for 10/inch trigger PWC's. The standardized pulses are now routed to the strobed buffers along flat cable of several lengths (12NS to 250NS) depending on the trigger timing delay of the particular experiment. A vital feature of the CT is the generation of a prompt trigger signal labeled "OR", which determines the number of particles which traverse the chamber in a given event. This is accomplished using high speed logic gates (74S15) which anti all pulses of a cluster except for the highest numbered signal. A block diagram is shown in Fig. 15 and a schematic in Fig. 16.

3. Strobed Buffer Module (SB)

Each module contains 32 identical circuits, one per PWC wire. A double buffer allows for a second candidates trigger's data to be stored while the two triggers are further processed. Each circuit consists of a line receiver (μ a710) which compares a negative going signal (from +4 volts to +012 volt) to a 2.4 volt reference. The output is fed to a D-FLIP-FLOP (74S175) which stores the signal on the leading edge of the strobe signal. The output is fed into a 74165 shift register during the "SHIFT" signal. It is held there during the spark chamber firing and eventually shifted out serially to the device controller. The outputs of the D-FLIP-FLOPS are also available as a high speed output (74S04) to allow arithmetic processing, or other high speed logic processes, of the wire location which allows such operations as the momentum of

particles to be determined in a trigger using three PWC's. If these outputs are to be OR'd the 74S04's can be changed to open collector 75S05's. To prevent spark chamber noise from loading and shifting erroneous data an inhibit signal is used to trigger a monostable (50 sec) which gates out the STROBE, SHIFT and CLOCK signals during spark chamber firing. The schematic is shown in Fig. 17.

4. Trigger Isolator F/O Module

Each module consists of three identical channels for the strobe, shift and inhibit pulses. Each is ground isolated with a pulse transformer then amplified with a long-tailed pair and fanned out with a complimentary emitter follower. The input signal is designed to accept T^2L logic (0 to +3 V). A schematic is shown in Fig. 18.

PWC Device Controller

The controller includes all the circuitry to formulate a data word, which identifies the PWC wire location, it's plane number and the beginning or end of a cluster. Each controller can service up to four PWC planes and can be expanded with additional controllers using a TRI-STATE-BUSS arrangement. The 18-bit data word format is as follows:

The M.S.B. is always a logical 1. P₄ through P₂ are hard wired at each controller, i.e. 0000 for the master controller, 0001 for the first slave, etc. P₁ and P₀ are the lower order plane number electronically advanced on each controller.

The controller is enabled by decoding the correct address from the data handler, upon which it sends back a group acknowledge (GA) signal. The data handler in turn sends a handler ready signal which initiates the controller clock ($\approx 15\text{MHz}$), which shifts the data in the strobed buffer module shift registers. For each clock pulse a data counter (three 74193's) is advanced by 1, thereby identifying the wire location (10 binary bits). Upon receipt of a logical 1 at the serial input to the controller (presence of a particle at that location) the clock is stopped and the data handler is serviced. A data ready (DR) signal, the data counter contents and a cluster bit are sent to the data handler. When the data handler is finished processing this data a new HR signal is sent which re-starts the clock. If in the cluster mode the clock continues until the end of the cluster, or if in the case of a cluster of one to the next cluster. At the end of the cluster the data handler is again serviced with the cluster bit set to a logical 1. If not in cluster mode each wire of the cluster is serviced. The last wire in the strobed buffers is hard wired to a 0 and the input to the last shift register is hard wired to a 1, thereby identifying the end of the chamber. This location is called high order bit (HOB). The last location to be serviced is a pre-selected count in the controller (STOP), which is the end of the HOB cluster and will direct control to the next plane or if the last plane to a slave controller or drop the Group Acknowledge line (GA). When the GA is dropped the data handler will pass on to the next device. See Fig. 19 for block diagram, Fig. 20, for schematic. The controller will function without the data handler. An internal switch marked TEST-NORM is switched to TEST. Another switch marked internal-external is switched to external to check a chamber and

to internal to check itself. In test external mode, a 3V pulse to the Front Panel BNL marked START will initiate an event cycle. The controller will continue until the event cycle is completed.

Front Panel Switches

HOB - high order bit places the end of the strobed buffer shift registers either at a 1 or a 0.

CM - cluster mode - the CN position provides a data handler cycle for only the first and last location of a cluster. The OFF position provides a cycle for each location containing a logical 1.

A & B - Mode Switches

A	B	MODE
0	0	Normal Operation
0	1	Data all 0's
1	0	Data all 1's

Internal Switches

ALL-ONE - In the ALL position the controller will service all four planes. In the ONE position it will service the plane designated by the 2^0 and 2^1 switches.

2^0 and 2^1 - Code of plane to be serviced.

TEST - NORMAL -- Normal position when operating with the data handler and test when operating by itself or in testing itself.

internal - external -- internal to test itself, external to test a chamber independent of data handler.

BNC Connectors

Serial out - the output of the strobed buffer shift registers.

Start - To perform an event cycle when in test mode.

Indicators

ON - controller has successfully decoded the data handler address.

HR - controller has received at least one HR signal.

DR - controller has generated at least one DR signal.

STOP - controller has completed entire event cycle.

CL - controller has generated at least one clock pulse.

Mechanical Configuration

The PWC device controllers are located in the MPS fast logic trailer. Each controller occupies two slots of a CAMAC tray. The rest of the tray holds up to 10 strobed buffers, modules, 1 trigger isolator board, and one optical isolator module.

Trigger PWC System - Port 02

This system is read out similarly to the beam PWC system. There are currently two (2) downstream trigger PWC's and one cylindrical PWC around the target. All three chambers are read out with a single Device Controller. The recoil system is under construction at this time and will use an additional Device Controller.

CAMAC System - Port 04

Detector Electronics

Commercial CAMAC modules are used together with a type-A controller for each bin. This system gathers CAMAC data for each event and is distinct from the CAMAC data recorded once per spill in the special word by the data handler.

Device Controller

The CAMAC controller interfaces up to 7 CAMAC TYPE A controllers with the data handler. It includes all the circuitry to formulate a data word, which identifies the data; location of the CAMAC module and the module channel. Since CAMAC's data word is 24 bits long, two controllers - data handler cycles are necessary to identify each piece of data. The data word format is:

First Word Sent

Second Word Sent

At present the controller only reads out and clears the CAMAC modules, since its function code is hard wired to F(2). The controller is enabled by decoding the correct address from the data handler, upon which it issues a Group Acknowledge (GA) signal. The data handler now issues a handler ready (HR). The CAMAC address generator is incremented ($\overline{A_{inc}}$) and after a delay a $\overline{BTA}$ signal is sent to the TYPE A controller. Upon receipt of a BTB from the TYPE A controller and a BQ from the addressed CAMAC module, indicating valid data, a data ready (DR) is sent. After the data handler has finished loading the data it sends the second HR. This HR does

not issue an $\overline{A_{inc}}$. The phase is changed $\phi 1$ to $\phi 2$, and the second half of the data word is sent. This is accomplished with 7451 AOI gates. In this case the DR is derived from the HR. If no BTB is received a $\overline{C_{inc}}$ is generated which clears the address generator module and channel portion and advances the CAMAC tray portion by 1. If no BQ is received the channel portion is cleared and the module portion is advanced by 1. These cycles are continued until STOP is reached (BCR + 1). STOP resets the ON flip-flop, GA is dropped, and the data handler goes on to the next device.

The controller can be run without the data handler by switching the internal switch marked TEST - NORMAL, to test. It can be run without CAMAC TYPE A's by switching the BQ and BTB TEST switches to the YES position.

Indicators

GA - controller has successfully decoded data handler address.

HR - controller has received at least one HR.

DR - controller has generated at least one DR.

STOP - controller has completed its event cycle.

BTB - controller has received at least one BTB from a Type-A controller.

BQ - controller has received at least one BQ from a CAMAC module.

Mechanical Configuration

MPS Control Room. See Fig. 21 for block diagram; Fig. 22 for schematic.

Capacitive Spark Chambers - Port 06

Detector Electronics

Each wire of the spark chamber (grounded plane) is connected to a capacitive network on the shift register module shown in Fig. 23. DC power to the shift registers is only applied during the readout cycle. At the instant power is applied, a logical one is stored if the capacitive network for that bit was activated by a spark. Block diagrams and schematics of the Capacitive Readout Spark Chamber System are shown in Figs. 24a, 24b, 24c and 24d. A detailed description of the system will be made available at some future date.

Capacitive Spark Chamber Device Controller (CSCDC)

The CSCDC includes all the circuitry to formulate a data word which identifies the wire location, plane number and beginning or end of cluster. Like the PWC system the controller shifts data through shift registers and assigns a binary number for the location. A different approach from that of the PWC controller was required because:

1. The total number of wires is approximately 10 times that of the PWC (30,000).
2. The shift registers are remote to the controller, and, therefore, the clock frequency cannot be as high (5 MHz).

In order to save time the shift register modules are grouped into five chains and processed in parallel prior to the data handler cycle. The data is locally stored until all the shifting is done and the data handler is ready.

At the trailing end of Quiet Gate (QG) the CSCDC generates a power gate (PG) which energizes the shift register modules. 2 μ sec later the controller clock starts shifting the data from the shift register chains

simultaneously to each memory module. For each clock pulse a data location counter on the memory module is advanced by 1. Whenever the shift register output is a logical 1, a write pulse stores the contents of the data location counter into the current memory location. The memory location is advanced by 1 immediately after the write pulse. Note, that unlike the PWC controller, the clock is not stopped. The memory is a 256 x 14 RAM, composed of Monolithic Memories MM6530; 256 x 1 Schottky bipolar RAMS. Thirteen (13) bits describe the wire locations (0-8192). The fourteenth bit describes the cluster bit, a logical 0 for the beginning of cluster and a 1 for the end of the cluster. The RAM outputs are bussed together using open-collector 7405's. The 18 bit data format is:

M.S.B.

L.S.B.

When the data location counter (74193's) reaches a pre-selected location, a STOP signal is generated. This signal drops the POWER GATE and turns off the shift registers.

After the CSCDC decodes the first correct address from the data handler, it sends back a Group Acknowledge (GA) signal. A logical 1 is shifted through a shift register (p222), which enables memory module #1. Each time a correct Group Word is decoded the shift register output enables a new memory module. A group word for each memory module is necessary since each Group Word can handle only 512 data words. Upon receipt of a GA the Data Handler sends a HR signal which is gated with STOP. The resulting pulse generates a sequence of 3 pulses;

1st pulse - stores the contents of the memory address counter in latches (2 x 7475)

2nd pulse - resets the memory location counter.

3rd pulse - sets the Data Ready (DR) start flip-flop.

An enable (en) is generated which enables the memory in module #1 and the DR-HR cycle is started. A DR and the contents of the first memory location are sent to the Data Handler. After the Data Handler has serviced the data a second HR is generated, which increments the memory address counter. The cycle is now repeated. Note that the first HR does not increment the counter. This is done by the flip-flop in p41. DR-HR cycles are repeated until the contents of the memory address counter equals that of the latches. A logic comparator (2 x 7485) senses this equality and produces an END pulse. END prevents a DR generation in the memory module, since there is no data in the last memory address location. END also drops the Group Acknowledge line. The data handler now issues the next group word which will enable the second memory module. The last memory module's END drops the GA line and the data handler goes on to the next device. A block diagram is shown in Fig. 25 and a schematic in Fig. 26.

CSCDC Switches

CM - cluster mode ON will record first and last wire location of chamber; OFF will record all locations of cluster.

HOB - high order bit. It places the end of the shift register chain at either a 1 (ON) or 0 (OFF).

A&B - currently always in normal mode 0 0

CSCDC BNC's

CLOCK OUT - clock to shift registers

CLOCK OUT FOR DELAY - clock to be delayed for CSCDC

CLOCK DELAY IN - above clock after delay

POWER GATE (PG) - present for duration of shift register operation.

ON (+5V), OFF (0V).

HOB - output of high order bit switch.

CSCDC Indicators

ON - CSCDC has successfully decoded data handler address.

HR - CSCDC has received at least one HR.

DR - CSCDC has generated at least one DR.

LAST END - CSCDC has completed its data handler cycle.

CL - CSCDC has generated at least one clock pulse.

Memory Bd. Indicators

STOP - module has completed clock operation .

WRITE - module has generated at least one write-pulse.

END - module has completed its event cycle.

Mechanical Configuration

The CSCDC is located in the MPS control room. It occupies two slots of a CAMAC tray along with 5 memory modules, and the optical isolator module. The Detector Electronics is located on the chamber.

Magnetostrictive System - Port 07

The magnetostrictive system is described in detail in Reference 1.

Acknowledgements

I would like to thank C. Jacobs and C. Zein for the material they supplied for this report.

References

- Ref. 1 The Brookhaven Double Vee Spectrometer, Foley et al.,
Nucl. Instruments and Methods 108, 33 (1973).
- Ref. 2 The BNL Multi-Particle Spectrometer, E.D. Platner et al.,
Proc. of the 1973 International Conference on Instrumen-
tation for High Energy Physics, Frascati, May 8-11, 1973,
672 (1973).

LIST OF FIGURES

- Fig. 1 MPS Facility.
- Fig. 2 Data Acquisition System.
- Fig. 3 Typical event cycle timing.
- Fig. 4a Data Handler event structure.
- Fig. 4b Data Handler special word structure.
- Fig. 5 Data Handler - Device Controller interface.
- Fig. 6 Device Port Wiring diagram.
- Fig. 7 Hodoscope system block diagram.
- Fig. 8 Photomultiplier tube base schematic.
- Fig. 9 Photomultiplier amplifier schematic.
- Fig. 10a Photomultiplier adder schematic.
- Fig. 10b Photomultiplier discriminator schematic.
- Fig. 11 Hodoscope device controller block diagram.
- Fig. 12 Hodoscope device controller schematic.
- Fig. 13 Beam PWC system block diagram.
- Fig. 14a Test pulse network (trigger PWC's).
- Fig. 14b Test pulse network (beam PWC's).
- Fig. 15 Cluster Trigger block diagram.
- Fig. 16 Cluster Trigger schematic.
- Fig. 17 Strobed buffer schematic.
- Fig. 18 Trigger isolator F/O module schematic.
- Fig. 19 PWC device controller block diagram.
- Fig. 20 PWC device controller schematic.

LIST OF FIGURES (continued)

- Fig. 21 Camac Device Controller block diagram.
- Fig. 22 Camac Device Controller schematic.
- Fig. 23 Capacitor spark chamber shift register board schematic.
- Fig. 24a-d Capacitive readout spark chamber system drawings.
- Fig. 25 Capacitive spark chamber device controller block diagram.
- Fig. 26 Capacitive spark chamber device controller schematic.
- Figs. 27-29 Magnetostrictive system schematics.

Figure 1

MPS DATA ACQUISITION SYSTEM

Figure 2

TYPICAL EVENT CYCLE TIMING

Figure 3

BY..... DATE.....
 CHKD. BY..... DATE.....
 REV. 12-30-77

SUBJECT.....
 EVENT STRUCTURE
 DEPT. OR PROJECT.....

SHEET NO. 1 OF.....
 JOB NO.....

EVENT

BIT #'S TO BE DESIGNATED BIT 00 M.S. → BIT 17 L.S.

Figure 4a

BROOKHAVEN NATIONAL LABORATORY

BY C. ZEIN DATE 12-30-77 SUBJECT SPECIAL WORD
 CHKD. BY C.2 DATE _____ EVENT STRUCTURE
 DEPT. OR PROJECT _____

SHEET NO. 3 OF _____
 JOB NO. _____

SPECIAL WORD
 EVENT

Figure 4b

HODOSCOPE SYSTEM

Figure 7

Figure 8

R_1 : 240Ω FOR X3
100Ω FOR X10, X20

$$10 < +V = |-V| < 20$$

R_2 : 68Ω FOR X3, X10
33Ω FOR X20

Figure 9

Figure 10a

Figure 10b

HODSCOPE DEVICE CONTROLLER BLOCK DIAGRAM

Figure 11

Figure 12

BEAM PWC BLOCK DIAGRAM

Figure 13

TEST PULSE NETWORK

NETWORK USED FOR
160 WIRES (50' RIBBON
COAX cables)

Figure 14a

TEST PULSE NETWORK (BEAM PWC'S)

USED WITH 10'
RIBBON COAX

Figure 14b

CLUSTER TRIGGER BLOCK DIAGRAM

ONE OF EIGHT IDENTICAL CIRCUITS

Figure 15

Figure 19

CAMAC DEVICE CONTROLLER

Figure 21

NOTE

- 1) DUAL FILTER (E-677-E)
CENTRAL LAB 1347029L
- 2) RESISTOR NETWORK
(E-680-E)
- 3) ALL SHIFT REGISTERS
SN 74165N
- 4) OVERWELLAGE MECHANISM
6E-MINIMOV #402A

Figure 23

CAPACITATIVE SPARK CHAMBER SYSTEM

Figure 24a

BROOKHAVEN NATIONAL LABORATORY

BY ST DATE SUBJECT Bios. Dig. Serv. SHEET NO. 1 OF 1
 CHKD. BY DATE DIRECTOR'S CASE NUMBER JOB NO.
INTERVIEW DRAFT DEPT. OR PROJECT

Figure 24b

Basect = R_1, R_2, R_3, R_4
 L_1, L_2, L_3, L_4
 C_1, C_2, C_3, C_4 } + Pwcs

Figure 24c

BY <i>CL</i>	DATE <i>5/94</i>	SUBJECT <i>OUTPUT FILTERS</i>	DEPT. OR PROJECT <i>CRASH - MPS</i>
CHKD. BY	DATE	JOB NO.	SHEET NO. 1 OF 1

BY CLT DATE 5/24 SUBJECT INPUT ISOLATORS
 CHKD. BY DATE CRUSE mps
 DEPT. OR PROJECT

SHEET NO. 1 OF 1
 JOB NO.

Figure 24d

Figure 26

Figure 27

Figure 28a

Figure 28b

Figure 29