Performance of the CLAS12 Silicon Vertex Tracker modules

M. A. Antonioli^a, S. Boiarinov^a, P. Bonneau^a, L. Elouadrhiri^a, B. Eng^a, Y. Gotra^a, E. Kurbatov^b, M. Leffel^a, S. Mandal^a, M. McMullen^a, M. Merkin^b, B. Raydo^a, W. Teachey^a, R. Tucker^c, M. Ungaro^a, A. Yegneswaran^a, V. Ziegler^a

^aThomas Jefferson National Accelerator Facility, Newport News, VA, USA ^bSkobeltsyn Institute of Nuclear Physics, Moscow State University, Moscow, Russia ^cArizona State University, Tempe, AZ

Abstract

For the 12 GeV upgrade, the CLAS12 experiment has designed a Silicon Vertex Tracker (SVT) using single sided microstrip sensors fabricated by Hamamatsu. The sensors have graded angle design to minimize dead areas and a readout pitch of 156μ m, with intermediate strip. Double sided SVT module hosts three daisy-chained sensors on each side with full strip length of 33 cm. There are 512 channels per module read out by four Fermilab Silicon Strip Readout (FSSR2) chips featuring data driven architecture, mounted on a rigid-flex hybrid. Modules are assembled on the barrel using unique cantilevered geometry to minimize amount of material in the tracking volume. Design and performance of the SVT modules are presented, focusing on results of electrical measurements.

16

42

Keywords: Tracking and position-sensitive detectors, Solid-state detectors, Hybrid integrated circuits

1. Introduction

The Continuous Electron Beam Accelerator Facility's (CE- 17 2 BAF) Large Acceptance Spectrometer (CLAS) is being up-18 3 graded for the 12 GeV electron beam to conduct spectroscopic ¹⁹ 4 studies of excited baryons and of polarized and unpolarized 20 5 quark distributions, investigations of the influence of nuclear ²¹ 6 matter on propagating quarks, and measurements of General- 22 ized Parton Distributions (GPDs). Deep exclusive reactions, ²³ 8 in which an electron scattering results in a meson-baryon fi- 24 9 nal state, provide stringent requirements for the CLAS12 track-10 ing system (see Fig. 1). The central tracker consists of a 11 solenoid, Central Time-Of-Flight system (CTOF), and Silicon ²⁶ 12 Vertex Tracker (SVT). The SVT will be centered inside of the 27 13 solenoid, which has 5 T magnetic field. 14



Figure 1: The handbag diagram for deeply virtual Compton scattering (left), and for deeply virtual meson production (right). Four GPDs describe the soft proton structure part. They depend not only on longitudinal momentum fraction $_{40}$ x, but on two more variables: the momentum imbalance of the quark before and after the interaction, and the momentum transfer to the proton. $_{41}$

2. SVT Physics requirements

Essential parts of the physics program, such as GPDs, require tracking of low momentum particles with few percent momentum and about one degree angle resolution at large angles [1]. This is achieved by the SVT. Silicon detector technology makes an excellent match to the central tracking system in the CLAS12 configuration, small space and high luminosity operation that is needed for accurate measurements of exclusive processes at high momentum transfer. SVT provides standalone tracking capabilities in the central detector region:

- Measure recoil baryons and large angle pions, kaons
- Polar angle (θ) coverage: $35^{\circ}-125^{\circ}$
- Azimuthal angle (ϕ) coverage: $\geq 90\%$ of 2π
- Momentum resolution: $\delta p_T/p_T \le 5\%$
- Angle resolution: $\delta \theta \le 10-20$ mrad, $\delta \phi \le 5$ mrad
- Tracking efficiency: $\geq 90\%$
- Match up tracks with hits in the CTOF for β vs. p measurement (particle ID)
- Reconstructing detached vertices, e.g. $K_s \rightarrow \pi^+\pi^-$, $\Lambda \rightarrow \pi^- p$, $\Xi \rightarrow \Lambda \pi$ for efficient experimental program in strangeness physics
- Stable operation in 5 Tesla magnetic field at instantaneous luminosities $L=10^{35}cm^{-2}s^{-1}$

Expected integrated luminosity per year 500 fb^{-1} . Radiation dose for forward sensors (carbon target) is 2.5 Mrads.

3. Detector design and simulation

The current design of the Barrel Silicon Tracker (BST) comprises 33792 channels of silicon strip sensors in eight layers 43 (four concentric polygonal regions that have 10, 14, 18, and 24 59
44 double sided modules mounted back to back). There are three 60
45 daisy-chained sensors per layer (six per module). Each layer 61
46 has 256 strips with linearly varying angles of 0°–3°. The read- 62

47 out strips have a constant ϕ pitch of 1/85° (see Fig. 2).

for normal incidence tracks, which is essential for low momentum tracking. The SVT modules are cantilevered off a waterchilled cold plate, designed to remove the heat generated by the electronics, located only at one end of the module (see Fig. 4). Readout electronics is outside of the tracking volume.



Figure 2: Side view of the SVT detector.

⁴⁸ According to the results of JEANT simulation of the SVT, a ⁶⁶ ⁴⁹ resolution of 50 μ m in the bending plane is needed to measure, ⁶⁷ ⁵⁰ with a precision better than 5%, tracks with momentum up to ⁶⁸ ⁵¹ 1 GeV (see Fig. 3) [2, 3, 4]. Silicon Vertex Tracker uses sin- ⁶⁹ ⁵² gle sided 320 μ m thick microstrip sensors fabricated by Hama-⁵³ matsu. The sensors have graded angle design to minimize dead ⁵⁴ zones and a readout pitch of 156 μ m, with intermediate strip.



Figure 3: Results of Monte Carlo Simulation for the SVT momentum resolu- $_{73}$ tion.

55 4. SVT Module

To minimize multiple scattering a unique module design with 79 extra long 33 cm strips has been developed to reduce material 80 budget to 1% of radiation length per region (two silicon planes) 81



Figure 4: Layout of the SVT module.

Double sided SVT module hosts three single sided daisychained microstrip sensors fabricated by Hamamatsu on each side. All modules have 3 types of sensors: Hybrid, Intermediate, and Far. Sensors are cut from 6 inch wafers, 2 sensors per wafer. All sensors have the same size, 112×42 mm. All SVT modules are identical.



Figure 5: SVT module in the carrier box.

Sensors are mounted on a composite backing structure composed of Rohacell 71 core, bus cable, and carbon fiber. The carbon fiber skin is made from K13C2U fibers oriented in a quasi-isotropic (45/-45/0) pattern. It is co-cured with the bus cable, which is made from a Kapton sheet with 0.003-mm thick copper traces, which are 0.5 mm wide; traces on one side provide high voltage to the sensors, on the other side they form a 6×6 mm copper mesh over the entire area for grounding the carbon fiber. The Rohacell core under the hybrid board is replaced by a copper heat sink to remove ~2 W of heat generated by the ASICs. At the downstream end of the module, the Rohacell core is replaced by a polyether ether ketone (PEEK) core [5].

70

71

72

75

76

77

78

63

64

65

Pitch adapter serves to match the 156 μ m sensor readout pitch₁₂₄ 82 to the 50 μ m FSSR2 bonding pad pitch. The pitch adapter is₁₂₅ 83 a glass plate with metal traces made of an alloy of aluminum₁₂₆ 84 and copper. The alloy improves electromigration hardness and 127 85 bonding. The metal layer is sputter deposited. The passivation₁₂₈ 86 layer protects the aluminum traces from damage and is made₁₂₉ 87 from SiO₂ [6]. There are 512 channels per module read out by_{130} 88 FSSR2 chips, mounted on a hybrid (see Fig. 5). 131 89

A readout system which instruments both sides of a module132 90 with a single rigid-flex Hybrid Flex Circuit Board (HFCB), has133 91 been developed by JLAB (see Fig. 6) and fabricated by Com-134 92 punetics Inc. The HFCB is located on the upstream end of the135 93 module. It hosts four FSSR2 ASICs, two on the top and two on136 94 the bottom side. The hybrid areas are connected by a 10 mm-137 95 long wing cable. Data is transferred from the hybrid via the flex138 96 cable to the level one connect (L1C) board. The L1C has two139 97 high density Nanonics connectors for data and control lines,140 98 Molex Micro-Fit 9-pin connector for high voltage (~85 V) bias141 99 to the sensors, and AMP Mini CT 17 pin connector for low volt-142 100 age (2.5 V) power to the ASICs. There are 12 layers in rigid part 101 and 6 layers in flex part. Control, data, and clock signals do not 102 cross the ground plane splits. Clock signals are located on a 103 separate layer. Guard traces are routed between output, clock,144 104 and power lines. Separate planes are provided for analog and₁₄₅ 105 digital power. To reduce noise on these planes, regulators and₁₄₆ 106 bypass capacitors are added. High voltage filter circuits and the147 107 bridging of high and low voltage return lines are located close148 108 to the ASICs. Decoupling capacitors for power transmission149 109 are placed at transitions between flex and rigid materials. 150 110



Figure 6: Hybrid Flex Circuit Board (HFCB).

111 5. Readout system

The FSSR2 ASIC has been developed at Fermilab for the167 112 BTeV experiment [7]. It was fabricated by Taiwan Semicon-168 113 ductor Manufacturing Company in the 0.25-µm CMOS process.169 114 The chip features a data-driven architecture (self-triggered, 170 115 time-stamped). Each of the 128 input channels of the FSSR2171 116 ASIC has a preamplifier, a shaper that can adjust the shaping₁₇₂ 117 time (50-125 ns), a baseline restorer (BLR), and a 3-bit ADC.173 118 The period of the clock called beam crossing oscillator (BCO)₁₇₄ 119 sets the data acquisition time. If a hit is detected in one of₁₇₅ 120 the channels, the core logic transmits pulse amplitude, chan-176 121 nel number, and time stamp information to the data output in-177 122 terface. The data output interface accepts data transmitted by 178 123

the core, serializes it, and transmits it to the data acquisition system. To send the 24-bit readout words one, two, four, or six Low Voltage Differential Signal (LVDS) serial data lines can be used. Both edges of the 70 MHz readout clock are used to clock data, resulting in a maximum output data rate of 840 Mb/s. The readout clock is independent of the acquisition clock. Power consumption is ≤ 4 mW per channel. The FSSR2 is radiation hard up to 5 Mrad.

Each of the four FSSR2 ASICs reads out 128 channels of analog signals, digitizes and transmits them to a VXS-Segment-Collector-Module (VSCM) card developed at Jefferson Lab. The event builder of the VSCM uses the BCO clock timestamp from the data word of each FSSR2 ASIC and matches it to the timestamp of the global system clock, given by the CLAS trigger. The event builder buffers data received from all FSSR2 ASICs for a programmable latency time up to ~16 μ s. The VSCM is set up to extract event data within a programmable lookback window of ~16 μ s relative to the received trigger. The trigger latency is expected to be ~8 μ s.

6. Calibration of the readout chain

Since the SVT modules are designed with a binary readout system, the analog channel response cannot be measured directly. Instead, the analog response is reconstructed by injecting a calibration charge on the channel and measuring the corresponding occupancy over a range of threshold values. Noise is measured using external, low frequency calibration charge injected in the absence of signal. The injected charge is shaped and amplified in the analog circuitry to form an output signal. The discriminator threshold determines whether or not the output signal corresponded to a hit. The probability that the injected charge produces a hit depends on the setting of the discriminator threshold. The average hit probability is measured by repeating the process of injecting charges and counting the fraction of readout triggers that produced a hit. This measurement is repeated over a range of threshold settings to produce an occupancy plot. The occupancy plots were measured setting the pulser amplitude at fixed values and changing the comparator thresholds. Each point of an occupancy plot represents the percentage of times that the comparator fires for a certain value of injected charge. In between the high and low threshold regions, the occupancy curve is described by an error function, or S-curve, which can be fitted to the occupancy histogram for each channel, producing a mean value (discriminator threshold) and standard deviation (noise). The conversion from mV to electrons is performed considering a nominal value for the FSSR2 injection capacitance of 40 fF.

Threshold dispersion is defined to be a standard deviation of the distribution of means obtained from the parameters of the complementary error function fit. The noise and threshold dispersion constants for each individual detector channel are measured and the values are used by the zero-suppression algorithms implemented in the core logic of the FSSR2 and by calibration procedures to identify defective channels. A comparison of the noise for 33 cm strips with the threshold spread demonstrates that the threshold spread is negligible compared

151

162

163

164

165

166



Figure 7: Typical threshold dispersion within a chip.



181 7. Results of the Full Chain Test

No significant correlated noise has been observed between
the channels of the same chip, between the chips of the same
module or between the closely placed modules. Measured average channel noise (see Fig. 8) is comparable with estimated
contributions of different noise sources.



Figure 8: Typical input noise on a single chip of an SVT module.

Longer silicon strips have higher capacitance and thus a²¹¹ 187 higher expected value for the input noise (see Fig. 9). Noise cal-²¹² 188 213 ibration accounts for the different strip lengths and pitch adapter 189 layouts that affect the input capacitance of the preamplifier. 190 215 Noise occupancy histogram with no charge injection is²¹⁶ 191 shown in Fig. 10. It probes the tail of the noise distribution, $\frac{1}{218}$ 192 which can show effects masked by the higher occupancy at₂₁₉ 193 low thresholds. Channel noise allows setting a 3 σ threshold 194 at 20 keV level. 195

SVT module performance meets physics requirements and
production at Fermilab is expected to start in summer of 2013
followed by barrel integration and commissioning in 2014.
SVT detector will be installed in Hall B in 2015.



Figure 9: Input noise vs. strip length.



Figure 10: Channel noise occupancy vs. DAC hit/no-hit threshold (in DAC bins, one DAC bin corresponds to 3.5 mV).

8. Acknowledgements

We appreciate the contribution of J. Andresen, C. Britton, S. Chappa, A. Dyer, J. Hoff, V. Re, and T. Zimmerman to the design of the HFCB. We are grateful to administrative, engineering, and technical staff of Fermilab Silicon Detector Facility for excellent work on module assembly.

References

208

209

210

- [1] CLAS12 Technical Design Report, 2008.
- [2] A. Vlassov et al. CLAS-Note 2006-020. Background Study for the Central Detector Planned for the 12 GeV Upgrade of CLAS.
- [3] K. Stopani. CLAS-Note 2008-001. Momentum Resolution and Tracking Efficiency Studies for the Barrel Silicon Tracker.
- [4] CLAS12 Software 12 GeV Upgrade, 2013.
- [5] CLAS12 Silicon Vertex Tracker Technical Design Report, 2012.
- [6] M. Ullan, et al. High Pitch Metal-On-Glass Technology For Pad Pitch Adaptation Between Detectors And Readout Electronics, IEEE Trans. on Nuclear Science, v. 51, n. 3, pp. 968-974, June 2004.
- [7] R. Yarema, J. Hoff, A. Mekkaoui, M. Manghisoni, V. Re, P.F. Manfredi, L. Ratti and V. Speziali, Fermilab silicon strip readout chip for BTEV, IEEE Trans. Nucl. Sci. 52(3), 799 (2005).