

D0 Silicon Strip Detector Upgrade Project

Port Card Module

D0 Engineering Note Number 3823.112-EN-393

May 2, 1994

M. Utes

D0 Silicon Vertex Detector Port Card

- **1** SYSTEM INTRODUCTION
- 2 GENERAL DESCRIPTION OF PORT CARD
- **3 DATA STRUCTURE OF THE CONTROL LINK**
- 4 EPLD
 - 4.1 Synchronization of the Control Link
 - 4.2 Decoding the Control Codes
 - 4.3 Master State Machine
 - 4.3.1 Parity Error
 - 4.3.2 Loss of Synch
 - 4.3.3 Loss of G-LINK Lock
 - 4.3.4 Diagnostic Mode
 - 4.4 Main State Machine
 - 4.4.1 Inititialization
 - 4.4.2 Acquisition
 - 4.4.3 Digitization
 - 4.4.4 Readout
 - 4.4.5 Power Up
 - 4.4.6 Digitize Test Pulse
- **5** LOW SPEED FIBER OPTIC LINK
- 6 HIGH SPEED FIBER OPTIC LINK
- 7 INITIALIZING THE CHIPS
 - 7.1 VME Interface
 - 7.2 1553 Interface

1 SYSTEM INTRODUCTION

The Port Card will be one link in the data acquisition system for the D0 Silicon Vertex Detector. This system consists of the following parts, starting at the detector: Silicon strip detectors are mounted in a spaceframe and wire-bonded to custom bare-die integrated circuits (SVX-II chips) that digitize the charge collected by the strips. The 128-channel chips are mounted on a High-Density Interconnect (HDI) that consists of a small flex circuit that routes control signals and eight data bits for each of three to ten chips onto a common data bus. A cable then routes this bus approximately thirty feet out from the detector to the Port Card. The Port Card houses a commercial chipset that serializes the data in real time and converts the signal into laser light impulses that are then transmitted through a multi-mode optical fiber about 150 feet to a Silicon Acquisition & Readout board (SAR)¹. Here, the data is transformed back to parallel electrical signals that are stored in one of several banks of FIFO memories. The FIFOs place their data onto the VME backplane to a VME Buffer Driver (VBD) which stores the event data in buffers for eventual readout over a thirty-two signal ribbon cable to the Level Two Computers and subsequent tape storage.

Control and sequencing of the whole operation starts with the Silicon Acquisition/ Readout Controller (SARC)² working in tandem with the D0 Clock System. The SARC resides in the same VME crate as the SARs, and transforms signals from the Trigger System into control codes distributed to the various Port Cards via optical fibers operating at 53Mb/s. It is through these control codes that data taking operations such as data-acquisition, digitization, readout, and various resets can be carried out. The Port Card receives the control codes and manipulates the SVX-II chips in the proper way to effect proper data taking.

There will be a total of *about* 700,000 channels, which translates into about 5580 SVX-II chips, 66 to 100 Port Cards, 66 to 100 SARs, and four to eight SARCs.

2 GENERAL DESCRIPTION OF PORT CARD

Each Port Card houses two or possibly three "Port Card Equivalents", and resides in a 9U by 280 mm crate underneath the detector in an area known as the "Platform". There are four such crates, each crate housing about twenty Port Cards. A Port Card Equivalent consists of the following major parts (see Fig. 1.):

• Optical to electrical converters and associated circuitry for reception of the control codes

• High current drivers and Futurebus transceivers to interface to each of four flex cables; each cable connects to one HDI.

• A bus interface to be used for providing a serial data stream necessary to download essential programmable information into the SVX-II chips.

¹Daniel Mendoza, <u>Silicon Acquisition and Readout Module</u>, D0 Engineering Note 3823.112-EN-394, Fermilab, May 2, 1994.

²Mark Baert, <u>Silicon Acquisition and Readout Controller Module</u>, D0 Engineering Note 3823.112-EN-395, Fermilab, May 2, 1994.

• A stable analog voltage source to be used for a calibration pulse for the SVX-II chips.

• Two Hewlett-Packard G-Link transmitters for real-time serialization of the SVX-II parallel data. Each transmitter has a sixteen bit wide input bus.

• Two Finisar Electrical to Optical converters for converting the output of the G-Link into 1300nm laser light for transmission through the multimode fiber back to the SAR.

• TTL to ECL translators for interfacing to the G-Link chips.

• An Altera EPM7128 EPLD for the logic necessary to interpret the control codes and create the signals necessary to control the SVX-II chips, G-Links, Transceivers, counter and tri-state buffers.



Figure 1. Block diagram of the Port Card Equivalent

• A divide-by-256 counter to guage the number of clock pulses sent to the SVX-II chips during the digitization mode.

• Four tri-state buffers to isolate the EPLD from the data bus when the SVX-II chips are transmitting data to the G-Links during readout mode.

• Several lumped-constant delay lines for carefully controlling the phasing of the clocks going to the G-Links, counter, EPLD, and SVX-II chips.

• One programmable silicon delay line for controlling the pulse width of the preamp reset signal sent to the SVX-II chips during data axquisition.

3 DATA STRUCTURE OF THE CONTROL LINK

Most of the operations of the Port Card is controlled by the Control Link. Originating in the SARC and routed through the SARs to the Port Cards, the control link is a serial bit stream implemented in two optical fibers. One optical fiber carries a 53MHz square wave. The other fiber carries a 53 Mbit/sec NRZ pulse train. The Port Card uses the square wave as a clock to latch the data on the NRZ line. The SAR can adjust the relative phasing of the two signals to suit the Port Card's set up and hold times.

The serial bit stream is segmented into constant, back-to-back, seven-bit packets. This corresponds to the minimum bunch spacing of 132 ns in the Tevatron, so the control link is synchronous with beam crossings. The first bit of each packet is a Framing Bit which is always one, and is used by the Port Card to maintain synchronization of the link. The second bit is called the Crossing Bit; this bit is high in every packet that may contain a beam crossing. For bunch spacing of 132ns, the crossing bit will be one in every packet. For bunch spacing of 395 ns, the crossing bit will be one in every third packet. The Port Card, upon receiving the Crossing bit, advances the pipeline by one and discharges the next SVX-II pipeline capacitor just prior to the crossing. The next four bits are encoded to produce one of sixteen possible control codes; the first bit to arrive is the MSB. These are the codes originating ultimately in the SARC for SVX-II control. The final bit of the packet is the Parity bit.



Figure 2. Block diagram of the contents of the EPLD.

4 EPLD

The EPLD consists of the following circuits (see Fig. 2):

• Finite state machine that checks for the Framing Bit every seventh bit and if missing, waits for a string of sixteen zeroes in a row before interpreting the next one as a new Framing Bit.

• Seven bit shift register to put the seven bits of the packet in parallel.

• Hex D flip-flop which registers the last six bits of the packet based on a clock derived from the Framing bit.

• A Parity checking circuit

• A decoder circuit that decodes the four encoded control bits into a maximum of sixteen separate control lines.

• A pulse forming circuit for precise width control of the SVX-II preamp reset pulse.

This circuit makes use of an external programmable silicon delay line.

• A small "Master" state machine which handles the resynchronization protocol of the G-Link, puts the EPLD in a diagnostic mode when summoned to do so, and controls some of the resetting functions on the chip.

• A larger "Main" state machine which manipulates the control lines of the SVX-II chips, controls the various clocking of the SVX-IIs, the digitization clock counter, and the tristate buffers and transceivers, all based on the control codes coming from the decoder.

• A data multiplexer that selects various data to be output to either the cables to the HDI or to the G-Link. This data can be one of the following:

 \Rightarrow Eight bits to each HDI for control of the SVX-II chips during all modes but readout \Rightarrow Eight bits to each half of a G-Link just proir to data readout for placing a Port Card identification code into the data stream.

 \Rightarrow Seven bits to each half of a G-Link during a special diagnostic mode whereby the state variables of the main state machine in the Port Card is transmitted to the SAR.

 \Rightarrow Two bits to be sent through the G-Link when either a Parity error occurs or the Control Link has lost synchronization.

• A clock multiplexer for selecting one of several clocks to be sent to each HDI.

4.1 Synchronization of the Control Link

As mentioned, the control link consists of a continuous stream of data bits divided into seven bit "frames" with the first bit having the sole function of delineating the frames by always being high. One state machine in the Port Card EPLD performs the function of checking for the presence of this Framing bit as well as providing timing pulses used to latch the control bits. The state machine is synchronous with the 53MHz clock and consists of two loops. The first loop has seven states and is active when synchronization exists. The machine runs through the six states prior to the Framing bit and enters the seventh state just prior to the beginning of the expected Framing bit. If the next clock registers a one on the NRZ line, the machine loops back to the first state and remains in the loop. If, however, the NRZ line registers zero, the Framing bit is missing, and the machine branches to a second loop where resynchronization can take place. When the second loop is entered a control code is sent through the G-LINKS back to the SAR requesting a resynchronization cycle. The SAR immediately sends a string of sixteen zeroes on NRZ and then begins sending meaningful frames again. In the meantime, the Port Card has passed through thirty sequential states and then enters a state which will put the machine back into the first loop only when a one is registered on the



Figure 3. Synchronization state machine

NRZ line. The thirty states are necessary to account for the time of flight of the "loss of synch" message to reach the SAR and for the subsequent string of zeroes to arrive at the Port Card (all intervening ones are not to be mistaken as a Framing bit). This synchronization sequence is also used immediately after power-up.

This scheme is simple but not foolproof since the link may be out of synch and still produce a one every seventh bit when the state machine expects one. With changing control codes, though, loss of synch is likely to be detected quite quickly.

4.2 Decoding of the Control Codes

A shift register parallelizes the serial data stream and sends six lines to a hex-D flipflop. When the packet is shifted into the right bins, the Synch state machine sends a clock and registers the data in the packet every 132 ns. The four control codes are decoded as follows:

BIT CODE	FUNCTION
0000	IDLE
0001	ACQUISITION
0011	DIGITIZATION
0010	READOUT
0101	RESET PREAMP
0110	RESET PORT CARD
1011	DIAGNOSTIC MODE 1
1001	DIAGNOSTIC MODE 0
0111	DIGITIZE TEST PULSE
1100	POWER UP SEQUENCE
1111	G-LINK LOSS OF LOCK

Not all codes are presently assigned or needed.

If the crossing bit is set during acquisition then the SVX clock line will be pulsed accordingly. Also, the bits of the frame are sent into a simple parity checker so that the master state machine may notify the SAR should a parity error occur.

4.3 MASTER STATE MACHINE

This consists of a small state machine responsible for reporting errors to the SAR and for putting the Port Card is diagnostic mode.

4.3.1 Parity Error

Should a parity error occur and the SVXs are not sending data to the SARs, a control word will be sent up the G-LINK indicating that a parity error has occurred.

4.3.2 Loss of Synch

If the Synch state machine does not detect a one when it expects a Framing bit, the Master state machine will send a control word through the G-LINK indicating loss of synch. The SAR will then respond accordingly to re-establish synch of the low speed link.

If the SVXs are sending data in readout mode, the Port Card will not be sent the control word until readout is complete.

4.3.3 Loss of G-LINK Lock

If the SAR G-LINK receiver loses data frame lock, the SAR will send constant "loss of lock" codes down the low speed link until lock is re-established. Upon receiving the loss of lock code, the Master state machine manipulates the appropriate G-LINK transmitter inputs to effect a relocking of the G-LINK transmitter/receiver pair. The re-lock operation takes approximately one millisecond.

4.3.4 Diagnostic Mode

When the SAR sends a diagnostic mode code, the operation of two HDIs is sacrificed to provide one G-LINK with constant, real time access to the state variables of the Main state machine. The main state machine operates at 53MHz as does the output of the G-LINK receiver on the SAR. The result is access to the operation of the Port Card as viewed by a virtual remote logic analyzer. A Reset code clears this mode.

4.4 MAIN STATE MACHINE

The Main state machine directly manipulates the SVX-II control lines and selects the proper clock to be sent to the chips. It controls the MODE0, MODE1, and CH_MODE lines which determine whether the chips are in initialize, acquisition, digitization, or readout mode.³ It also controls the eight bit data bus which acts as a set of control lines during all modes but readout. The timing requirements set forth in the SVX-II Guide are met by adding states, each state contributing 18.8 ns to the delay. The following are brief descriptions of the branches of the state machine; the control lines are otherwise manipulated as specified in the SVX-II Guide.

³Ray Yarema, <u>A Beginners Guide to the SVX-II</u>, D0 Engineering Note 3823.112-EN-399, Fermilab, May 2, 1994

4.4.1 Initialization

Most of the action occurring during initialization is a result of the download (initialization) bus described below. If a download is to occur, a signal from the download bus puts the main state machine in initialize mode. Downloading may then take place.

4.4.2 Acquisition

When an acquisition code is received, the output of the crossing circuit is routed through the clock multiplexer to advance the pipeline and place charge on a different capacitor for each crossing. The state machine also looks for either a digitize command or a reset_preamp command. The reset command sends the machine into a loop assuring adequate time for proper resetting of the preamps and is expected to occur only during large beam gaps. The digitize command halts the pipeline clock and sends the machine through a series of states accomplishing a pipeline readout.

4.4.3 Digitization

The machine passes directly from the pipeline readout sequence into the digitization sequence where the external counter is enabled and the 53MHz clock is then routed to both the counter and the SVX-IIs. When the counter reaches the proper value (which is settable), the state machine proceeds to the readout sequence.

4.4.4 Readout

During readout the clock being sent to the SVX-IIs is the 53MHz clock divided by two. The states are adjusted so that two clocks prior to the first SVX data appearing at the inputs of the G-LINK, the Port Card places two bytes of Port Card Identification into each half G-LINK. The SVX data then follows and when the state machine detects the Priority Out signals from all four HDIs the machine goes into Idle.

4.4.5 Power Up

The SVX-II requires a special power up sequence in order to put the chip in a known state. To accomplish this the Port Card's Main state machine will provide this sequence when a power up code is received, followed by an idle code.

4.4.6 Digitize Test Pulse

When the digitize test pulse code is received, the machine pulses the control line that injects the test voltage into the SVX. The machine is then sent into the normal digitize mode and subsequent readout mode.

5 LOW SPEED FIBER OPTIC LINK⁴

A multimode graded index 62.5/125 um fiber carries each of the two signals comprising the Control link from a SAR to a Port Card. On the Port Card, a PIN diode/transimpedance amplifier HFBR-2416 converts the light into PECL levels and a PECL to TTL translator prepares the signal for the inputs of the EPLD.

⁴Jorge Amaral, <u>Low Speed Fiber Optic Link</u>, D0 Engineering Note 3823.112-EN-397, Fermilab, May 2, 1994.

6 HIGH SPEED FIBER OPTIC LINK⁵

An SVX-II chip sends eight bits of data or channel identification over its HDI every 18.83 ns. With four HDIs per Port Card Equivalent, the number of conductors to make a link to the SAR would be prohibitive. Two Hewlett Packard HDMP-1000 G-Link chipsets are therefore employed which, together with two Finisar laser modules, reduce this cabling requirement to two multimode, graded index fibers with cladding/core diameters of 62.5/125 microns.

The G-Link transmitter takes the parallel data from two HDIs present on its sixteen input lines, adds four bits for error checking protocol, and serializes the result onto a differential pair of output pins. The input strobe frequency is therefore multiplied by twenty to get the output bit rate of the differential pair. Since the SVX-II data changes every 18.83 ns (53.104 MHz), the resulting bit rate out of the differential pair is 1.062 Gb/s. Input logic levels are ECL compatible.

7 INITIALIZING THE CHIPS

Each chip requires 182 bits to download such things as test pulse mask, polarity, pipeline length, preamp bandwidth, etc. Since the chips are connected in series, and there can be as many as ten chips on one HDI, there can be as many as 1820 bits to serially place onto each HDI. There are two options to implement downloading of the SVX-II chip strings.

7.1 VME Interface

The VME interface is used exclusively to produce a serial bit stream to download the SVX-II chips. At a VME bus rate of 200 ns per transfer it would take about 400 µs to download one HDI. Since, however, the VMEbus is parallel, more than one HDI can be downloaded at one time. If there are two Port Card Equivalents per board the resulting eight HDIs could be downloaded concurrently using one VME address. Software will take care of serializing and collating the data to be downloaded in this fashion. It then simply becomes a matter of using DTACK as a clock in download mode and the task is accomplished with very little hardware.

7.2 1553 Interface

An alternate method of accomplishing initialization uses the MIL-STD-1553 system which already exists on the Platform to some extent. MIL-STD-1553 (Aircraft Internal Time Division Command/Response Multiplex Data Bus) consists of a Bus Controller external to the Platform, a bus which is a shielded twisted pair, and a Remote Terminal which might be allocated one per Port Card.

According to 1553 protocol, the data is transmitted serially through the twisted pair at 1Mb/s with twenty consecutive bits making up one word. An initial Control Word is sent which contains addressing, read/write information, and number of Data Words (up to 32) to follow. The addressing scheme uses five bits for "Remote Terminal" address and five bits for "subaddresses" within each Remote Terminal. There can be a maximum of 31 Remote Terminals and 30 subaddresses. Data words follow the Control Word and the

⁵Jorge Amaral, <u>High Speed Optical Link</u>, D0 Engineering Note 3823.112-EN-398, Fermilab, May 2, 1994.

Remote Terminal decoding the address receives sixteen data bits in each twenty bit Data Word sent. After 32 words another such "transfer" may occur.

The planned scheme will put one Remote Terminal chip onto each Port Card. Each Port Card Equivalent will be a subaddress, and data will be taken off one of the sixteen data bits one transfer at a time. The download will propagate serially from one HDI to the next until all chips on one Port Card Equivalent are filled. A maximum of forty chips per Port Card Equivalent at 182 channels per chip gives 7280 total bits. At 32 bits per transfer, the maximum number of transfers per Port Card Equivalent is 228. This takes approximately 150ms. With 31 Remote Terminals possible on a Bus Controller, the maximum download time then becomes about 4.7 sec.

In either option, readback of downloaded data requires performing a destructive read. After the read, therefore, another write operation must take place.

APPENDIX A

PORT CARD PROTOTYPE SCHEMATIC





APPENDIX B PORT CARD EPLD DESIGN FILES



^

MAX+plus II 4.01 File: FSM_SYNC.TDF Date: 05/03/94 13:52:46 Page: 1 SUBDESIGN 'FSM SYNC' (NRZ, CLK, RESET : INPUT; SYNC, LAT : OUTPUT; LOOP[4..0] : OUTPUT; VARIABLE synch : MACHINE of bits (loop[4..0]) WITH STATES (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, sA, sB, sC, sD, sE, sF, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s1A, s1B, s1C, s1D, s1E, s1F); BEGIN synch.clk = CLK; synch.reset = RESET; CASE SYNCH IS WHEN SO => IF NRZ THEN SYNCH = S1; ELSE SYNCH = S0; END IF; SYNC = GND; LAT = GND; SYNC = VCC; LAT = GND; WHEN $s1 \Rightarrow SYNCH = s3;$ *Working Loop* WHEN $s3 \Rightarrow SYNCH = s2;$ WHEN $s2 \Rightarrow SYNCH = s6;$ WHEN s6 => SYNCH = s7; WHEN $s7 \Rightarrow SYNCH = s5;$ WHEN $s5 \Rightarrow SYNCH = sD;$ WHEN SD => IF NRZ THEN SYNCH = s1; ELSE SYNCH = sC; END IF; SYNC = VCC; LAT = VCC; WHEN $sC \Rightarrow SYNCH = sE;$ SYNC = GND; LAT = GND;%Resynch Loop%WHEN $sE \Rightarrow SYNCH = sF;$ SYNC = GND; LAT = GND;WHEN $sF \Rightarrow SYNCH = sB;$ SYNC = GND; LAT = GND;WHEN $sB \Rightarrow SYNCH = s1B;$ SYNC = GND; LAT = GND;WHEN $s1B \Rightarrow SYNCH = s1E;$ SYNC = GND; LAT = GND;WHEN $s1E \Rightarrow SYNCH = s1C;$ SYNC = GND; LAT = GND;WHEN $s1C \Rightarrow SYNCH = s1C;$ SYNC = GND; LAT = GND;WHEN $s1C \Rightarrow SYNCH = s1C;$ SYNC = GND; LAT = GND;WHEN $s1D \Rightarrow SYNCH = s13;$ SYNC = GND; LAT = GND;WHEN $s15 \Rightarrow SYNCH = s13;$ SYNC = GND; LAT = GND;WHEN $s13 \Rightarrow SYNCH = s12;$ SYNC = GND; LAT = GND;WHEN $s12 \Rightarrow SYNCH = s12;$ SYNC = GND; LAT = GND;WHEN $s12 \Rightarrow SYNCH = s11;$ SYNC = GND; LAT = GND;WHEN $s12 \Rightarrow SYNCH = s18;$ SYNC = GND; LAT = GND;WHEN $s14 \Rightarrow SYNCH = s14;$ SYNC = GND; LAT = GND;WHEN $s14 \Rightarrow SYNCH = s14;$ SYNC = GND; LAT = GND;WHEN $s14 \Rightarrow SYNCH = s13;$ SYNC = GND; LAT = GND;WHEN $s14 \Rightarrow SYNCH = s14;$ SYNC = GND; LAT = GND;WHEN $s14 \Rightarrow SYNCH = s14;$ SYNC = GND; LAT = GND;WHEN $s14 \Rightarrow SYNCH = s13;$ SYNC = GND; LAT = GND;WHEN $s14 \Rightarrow SYNCH = s6;$ SYNC = GND; LAT = GND;WHEN $s4 \Rightarrow SYNCH = s6;$ SYNC = GND; LAT = GND;WHEN $s4 \Rightarrow SYNCH = s6;$ SYNC = GND; LAT = GND;WHEN $s4 \Rightarrow SYNCH = sC;$ SYNC = GND; LAT = GND;WHEN $s4 \Rightarrow SYNCH = sC;$ SYNC = GND; LAT = GND;WHEN $s4 \Rightarrow SYNCH = sC;$ SYNC = GND; LAT = GND;WHEN $s4 \Rightarrow SYNCH = sC;$ SYNC = GND; LAT = GND;<tr/<tr>WHEN $s4 \Rightarrow SYNCH = sC;$ <

END CASE;

TITLE "7-bit Packet message decoder";

SUBDESIGN decoder

BIT6, BIT5, BIT4, BIT3 : INPUT; IDLE, ACQUISITION, DIGITIZATION, READOUT, RESET PREAMP, RESET, G LINK LOCK TOGGLE, LOGIC ANALYZER 1, LOGIC ANALYZER 0, DIGITIZE_TEST_PULSE, READ_STATUS, PWR_UP :OUTPUT;

) BEGIN

Idle	=	!bit3	&	!bit4	&	!bit5	£	!bit6;	Ą	0	0	0	0	용
Acquisition	m	!bit3	&	!bit4	&	!bit5	&	bit6;	ş	0	0	0	1	융
Digitization	-	!bit3	&	!bit4	&	bit5	&	bit6;	ą	0	0	1	1	융
Readout	=	!bit3	&	!bit4	&	bit5	&	!bit6;	Ą	0	0	1	0	웅
Reset Preamp	=	!bit3	&	bit4	&	!bit5	&	bit6;	운	0	1	0	1	웅
Reset	-	!bit3	&	bit4	&	bit5	&	!bit6;	Ą	0	1	1	0	뭉
Logic Analyzer 1	==	bit3	&	!bit4	&	bit5	&	bit6;	Ą	1	0	1	1	용
Logic Analyzer 0	=	bit3	&	!bit4	£	!bit5	æ	bit6;	윧	1	0	0	1	용
Digitize Test Pulse	Ħ	!bit3	&	bit4	&	bit5	&	bit6;	Ą	0	1	1	1	ક
Read Status	3	!bit3	&	bit4	&	!bit5	&	!bit6;	Ą	0	1	0	0	웅
Pwr Up	=	bit3	&	bit4	&	!bit5	&	!bit6;	육	1	1	0	0	뭉
G Link Lock Toggle	=	bit3	&	bit4	&	bit5	&	bit6;	Ą	1	1	1	1	용



MAX+plus I).01 File: MASTER.TDF Date: 05/03/94 13:42:23)age: 1 SUBDESIGN 'MASTER' %CONTROLS OUTPUTS BASED ON INPUT CODES% (PARERR, RESET, G_LOCK, LA1, LA0, 53MHz, SYNC, BUS_EN, READING, VMERST :INPUT; BUS_EN1, BUS_EN0, CAV, ED, FF, NOTIFY, _LA, NOSYNC, PAR_ERR, RST :OUTPUT;)

VARIABLE

MASTER: MACHINE OF BITS (MBIT[3..0])
with states (s0, s1, s2, s3, s4, s5, s6, s7, s8);
LOG1: MACHINE OF BITS (LOBIT) with states(s9, sA);

LOGO: MACHINE OF BITS (L1BIT) with states(sB, sC);

LAO, LA1 :NODE;

BEGIN

DEFAULTS CAV=GND; ED=VCC; FF=GND; NOTIFY=GND; NOSYNC=GND; PAR ERR=GND; RST=GND; LA0=GND; LA1=GND; END DEFAULTS; MASTER.clk = 53MHz;MASTER.reset = VMERST; LOG1.clk = 53MHz;LOG1.reset = VMERST; LOG0.clk = 53MHz;LOG0.reset = VMERST; BUS EN1 = LA1 # BUS EN; % Also connected /RE of Turbotransceivers % BUS_EN0 = LAO # BUS EN; % Also connected /RE of Turbotransceivers % LA = LA0 # LA1;CASE LOGO IS %Latches Logic Analyzer 0 mode% WHEN sB =>IF LAO THEN LOGO = sC; END IF; _LA0=VCC; WHEN SC => IF RESET THEN LOGO = sB; END IF; END CASE; CASE LOG1 IS %Latches Logic Analyzer 1 mode% WHEN s9 =>IF LA1 THEN LOG1 = sA; END IF; WHEN sA => LA1=VCC; IF RESET THEN LOG1 = s9; END IF; END CASE;

```
MAX+plus 1 ).01 File: MASTER.TDF Date: 05/03/94 13:42:23 Page: 2
```

```
CASE MASTER IS
       WHEN s0 =>
                                                %If G Link lost lock%
               IF G LOCK THEN MASTER = s1;
               ELSIF !SYNC & !READING THEN MASTER = s2; %If Low Speed link loses synch%
               ELSIF PARERR & !READING THEN MASTER = s5; %If a Parity error occurs%
               END IF;
       WHEN s5 \Rightarrow MASTER = s6;
WHEN s6 \Rightarrow MASTER = s7;
WHEN s7 \Rightarrow MASTER = s0;
                                           NOTIFY=VCC;
                                            NOTIFY=VCC; PAR ERR=VCC;
                                           NOTIFY=VCC; CAV=VCC; PAR ERR=VCC;
                                        NOTIFY=VCC;
NOTIFY=VCC; NOSYNC=VCC;
       WHEN s2 \implies MASTER = s3;
       WHEN s3 => MASTER = s4;
                                                   NOTIFY=VCC; CAV=VCC; NOSYNC=VCC;
       WHEN s4 =>
              IF SYNC THEN MASTER = s0;
               ELSIF !SYNC THEN MASTER = s4; END IF;
       WHEN s1 =>
                                     RST=VCC; ED=GND;
              IF !G LOCK THEN MASTER = s0;
               ELSIF G LOCK THEN MASTER = s1; END IF;
```

END CASE;



MAX+plus :).01 File: HDIFSM.TDF Date: 05/03/94 13:49:31 Page: 1
SUBDESIGN 'HDIFSM' % SVXII control %
(
 RST, IDLE, ACQ, DIG, READOUT, R_PRE, DIGTP, PWR_UP, 53MHz, /RCO, PRI_OUT, DNLD_EN : INPUT;
 BUS EN, DAV, D[7..0] : OUTPUT;
 HBIT6, HBIT5, HBIT4, HBIT3, HBIT2, HBIT1, HBIT0 : OUTPUT;
 MODE0, MODE1, CH MODE : OUTPUT;
 ENACRO, ENA53, ENA26, PRI_IN, SMCLK : OUTPUT;

)

VARIABLE

	HDI : MACHINE	OF B.	ITS (I	HBIT[60])											
		with	state	es (:	s0, s	1, s2,	, s3,	s4,	s5, s	6, s7	, s8,	s9,	sA, s	B, sC	, sD,	sE,	sF,
		s10,	s11,	s12,	s13,	s14,	s15,	s16,	s17,	s18,	s19,	s1A,	s1B,	s1C,	slD,	s1E,	s1F,
		s20,	s21,	s22,	s23,	s24,	s25,	s26,	s27,	s28,	s29,	s2A,	s2B,	s2C,	s2D,	s2E,	s2F,
		s30,	s31,	s32,	s33,	s34,	s35,	s36,	s37,	s38,	s39,	s3A,	s3B,	s3C,	s3D,	s3E,	s3F,
		s40,	s41,	s42,	s43,	s44,	s45,	s46,	s47,	s48,	s49,	s4A,	s4B,	s4C,	s4D,	s4E,	s4F,
		s50,	s51,	s52,	s53,	s54,	s55,	s56,	s57,	s58,	s59,	s5A,	s5B,	s5C,	s5D,	s5E,	s5F,
		s60,	s61,	s62,	s63,	s64,	s65,	s66,	s67,	s68,	s69,	s6A,	s6B,	s6C,	s6D,	s6E,	s6F,
		s70,	s71,	s72,	s73,	s74,	s75,	s76,	s77,	s78,	s79,	s7A,	s7B,	s7C,	s7D,	s7E,	s7F);
	ENACRO · DEE.																
	ENCRO · NODE	•															
	ENA53 : DFF:	,															
	EN53 : NODE:																
	ENA26 : DFF;																
	EN26 : NODE;																
BEGIN																	
	DEFAILTS																
	BUS EN:	=vcc ·	7 10	01=H	"00"	MODE		· MOD	E1 = GN	D · CH	MODE	=GND:					
	PRI IN-	=GND:	ENCR	O=GND	: ENA	53=GNI	D: EN	A26=G	ND: D	AV=GN	D: SM	CLK=G	ND:				
	END DEFAULTS;	,			,		-,										
	HDI.clk = 53MI	Hz;															
	HDI.reset = RS	ST;															
CASE HI	ST TS																
01100 1.1	WHEN $s0 =>$											D[]=H	" 71";	÷.	Idle	State	¥
									۶I	dle S	tate%		•	-			
	IF DNL	D EN 🤉	THEN !	HDI =	s43;												
	ELSIF I	PWR UP	? THE	N HDI	= s4	5;											
	ELSIF A	ACQ TH	IEN H	DI = i	s1;												
	ELSIF I	DIG TH	HEN H	DI = :	s4A;												
	ELSIF I	READOU	JT TH	EN HD	I = S	4B;											
	ELSIF I	DIGTP	THEN	HDI	= s46	; ENI) IF;										

 WHEN s1 => HDI = s2;
 CH MODE=VCC; D[]=H"71"; %Acq Sequence%

 WHEN s2 => HDI = s3;
 MODE0=VCC; CH MODE=VCC; D[]=H"78";

 WHEN s3 => HDI = s4;
 MODE0=VCC; D[]=H"78";

 WHEN s4 =>
 MODE0=VCC; ENACRO=VCC; D[]=H"7C";

IF DIG THEN HDI = s10; ELSIF R_PRE THEN HDI = s5; ELSIF !DIG & !R_PRE THEN HDI = s4; END IF;

WHEN $s5 \Rightarrow HDI = s6;$	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	%Preamp Reset%
WHEN s6 \Rightarrow HDI $=$ s7;	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN $s7 \Rightarrow HDI = s8;$	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN $s8 \Rightarrow HDI = s9;$	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN $s9 \Rightarrow HDI = sA;$	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN SA => HDI = SB;	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN SB => HDI = SC;	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN $sC \implies HDI = sD;$	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN $sD \Rightarrow HDI = sE;$	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN SE $=>$ HDI $=$ SF;	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
WHEN $sF \Rightarrow HDI = s4;$	MODE0=VCC;	ENACRO=VCC;	D[]=H"7D";	
NUEN 210 -> UDT - 211	MODEQ-1/CC		D.1U#70#.	*Dinalina Decdout*
WHEN SID \Rightarrow HDI \Rightarrow SII;	MODEO=VCC;	ONOT IL MOO	D[]=H"/8";	*Pipeline Readout*
WHEN SII \Rightarrow HDI $=$ SI2; WHEN SI2 \Rightarrow HDI $=$ SI2;	MODEO=VCC;	SMCLK=VCC;	D[]=H"/8";	*Before Digitizes
WHEN SIZ \Rightarrow HDI \Rightarrow SIS;	MODEO=VCC;	SMCLK=VCC;	D[]=H"/8";	
WHEN SI3 \Rightarrow HD1 \Rightarrow SI4;	MODEO=VCC;	SMCLK=VCC;	D[]=H"/8";	
WHEN SI4 \Rightarrow HDI \Rightarrow SI5;	MODEO=VCC;		D[]=H"/8";	
WHEN SIS \Rightarrow HDI \Rightarrow SIG;	MODEO=VCC;		D[]=H"/8";	
WHEN SIG \Rightarrow HDI \Rightarrow SIT;	MODEO=VCC;		D[]=H"/8";	
WHEN $SI / \Rightarrow HDI = SIB;$	MODEO=VCC;		D[]=H"/0";	
WHEN SIN \Rightarrow HDI \Rightarrow SIN;	MODEO=VCC;		D[]=H"/0";	
WHEN SIY $=$ > HDI = SIA;	MODEO=VCC;		D[]=H"/0";	
WHEN SIA => HDI = SIB;	MODE0=VCC;		D[]=H"/0";	
WHEN SIB $=>$ HDI $=$ SIC;	MODEO=VCC;		D[]=H"70";	
WHEN SIC $=>$ HDI $=$ SID;	MODEU=VCC;		D[]=H"/0";	
WHEN SID => HDI = SIE;	MODEU=VCC;		D[]=H"70";	
WHEN SIE \Rightarrow HDI $=$ SIF;	MODE0=VCC;		D[]=H"70";	
WHEN $SIF \Rightarrow HD1 = S20;$	MODEO=VCC;		D[]=H"30";	
WHEN $s20 \Rightarrow HDI = s21;$	MODE0=VCC;	SMCLK=VCC;	D[]=H"38";	
WHEN S21 => HDI = S22;	MODE0=VCC;	SMCLK=VCC;	D[]=H"38";	
WHEN $s22 \implies HDI = s23;$	MODE0=VCC;		D[]=H"38";	
WHEN $s23 \Rightarrow HDI = s24;$	MODE0=VCC;		D[]=H"38";	
WHEN $s24 \Rightarrow HDI = s25;$	MODE0=VCC;		D[]=H"38";	
WHEN $s25 \Rightarrow HDI = s26;$	MODE0=VCC;		D[]=H"38";	
WHEN $s26 \Rightarrow HDI = s27;$	MODE0=VCC;		D[]=H"38";	
WHEN $s27 \Rightarrow HDI = s28;$	MODE0=VCC;		D[]=H"38";	
WHEN $s28 \Rightarrow HDI = s29;$	MODE0=VCC;	SMCLK=VCC;	D[]=H"38";	
WHEN $s29 \Rightarrow HDI = s2A;$	MODE0=VCC;	SMCLK=VCC;	D[]=H"38";	
WHEN $s2A \Rightarrow HDI = s2B;$	MODE0=VCC;	SMCLK=VCC;	D[]=H"38";	
WHEN $s2B \Rightarrow HDI = s2C;$	MODE0=VCC;		D[]=H"38";	
WHEN $s2C \implies HDI = s2D;$	MODE0=VCC;		D[]=H"38";	
WHEN $s2D \Rightarrow HDI = s2E;$	MODE0=VCC;		D[]=H"38";	

WHEN s34 => HDI = s35;MODE0=VCC;CH MODE=VCC;D[]=H"30";%Dig Sequence%WHEN s35 => HDI = s36;MODE1=VCC;MODE0=VCC;CH MODE=VCC;D[]=H"B2";WHEN s36 => HDI = s37;MODE1=VCC;MODE0=VCC;EN53=VCC;D[]=H"B2";WHEN s37 => HDI = s38;MODE1=VCC;MODE0=VCC;EN53=VCC;D[]=H"B0";WHEN s38 => HDI = s39;MODE1=VCC;MODE0=VCC;EN53=VCC;D[]=H"A0";WHEN s39 => HDI = s3A;MODE1=VCC;MODE0=VCC;EN53=VCC;D[]=H"A0";WHEN s3A => HDI = s3B;MODE1=VCC;MODE0=VCC;EN53=VCC;D[]=H"A0";WHEN s3B =>MODE1=VCC;MODE0=VCC;EN53=VCC;D[]=H"80";UF !/RCO THEN HDI = s3C;ELSIF /RCO THEN HDI = s3B; END UF;%Dig Dene%	WHEN WHEN WHEN WHEN WHEN	s2E => HDI s2F => HDI s30 => HDI s31 => HDI s32 => HDI s33 => HDI	= s2F; = s30; = s31; = s32; = s33; = s34;	MODE0 MODE0 MODE0 MODE0 MODE0 MODE0	=VCC; =VCC; =VCC; =VCC; =VCC; =VCC;	D[]=H" D[]=H" D[]=H" D[]=H" D[]=H" D[]=H"	30"; 30"; 30"; 30"; 30"; 30"; 30";	
$\mathbf{x} = \mathbf{x} + $	WHEN WHEN WHEN WHEN WHEN WHEN WHEN	s34 => HDI s35 => HDI s36 => HDI s37 => HDI s38 => HDI s38 => HDI s3A => HDI s3B => IF !/BCO	= s35; = s36; = s37; = s38; = s39; = s3A; = s3B; THEN HDI =	MODE1=VCC; MODE1=VCC; MODE1=VCC; MODE1=VCC; MODE1=VCC; MODE1=VCC; MODE1=VCC;	MODE0=VCC; MODE0=VCC; MODE0=VCC; MODE0=VCC; MODE0=VCC; MODE0=VCC; MODE0=VCC; MODE0=VCC;	CH MODE=VCC; CH MODE=VCC; EN53=VCC; EN53=VCC; EN53=VCC; EN53=VCC; EN53=VCC; EN53=VCC; EN53=VCC;	D[]=H"30"; D[]=H"B2"; D[]=H"B2"; D[]=H"B0"; D[]=H"A0"; D[]=H"A0"; D[]=H"A0"; D[]=H"80";	<pre>%Dig Sequence%</pre>

)

WHEN	s3C =>	MODE1=VCC;	MODE0=VCC;	D[]=H"03";	3
	IF READOUT THEN HDI :	= s3D; ELSIF	!READOUT THEN HDI = $s3C$;	END IF;	%Readout Command%

%Readout Sequence%

Н

-

MAX+plus 1 4.01 File: HDIFSM.TDF Date: 05/03/94 13:49:33 Page: 3

WHEN WHEN WHEN WHEN	$s3D \Rightarrow HDI = s3E;$ CH M $s3E \Rightarrow HDI = s3F;$ DAV=VCC; CH M $s3F \Rightarrow HDI = s40;$ DAV=VCC; $s40 \Rightarrow$ DAV=VCC; BUS EN=GND; EN IF PRI OUT THEN HDI = s41; ELSIF	ODE=VCC; MODE1=VCC; MODE0=VCC; ODE=VCC; MODE1=VCC; MODE1=VCC; 26=VCC; PRI IN=VCC; MODE1=VCC; !PRI OUT THEN HDI = s40; END IF;	D[]=H"71"; D[]=H"AA"; D[]=H"BB"; D[]=H"7F";	
WHEN WHEN	s41 => HDI = s42; CH M s42 => HDI = s0; CH_M	<pre>IODE=VCC; MODE1=VCC; IODE=VCC;</pre>	D[]=H"7F"; D[]=H"00";	
WHEN WHEN	s48 => HDI = s49; s4A => HDI = s34;		D[]=H"F6"; D[]=H"F6";	%Cal Injዩ %Cal Inj%
WHEN	s43 => TF 'DNLD EN THEN HDT = s44: ELSTE	DNLD EN THEN HOI = \$43, END IF.	D[]=H"71";	%Download%
WHEN	s44 => HDI = s0;		D[]=H"F1";	
WHEN	s45 => IF IDLE THEN HDI = s46; ELSIF !IDL	E THEN HDI = $s45$; END IF;	D[]=H"00";	%Power Up Sequence%
WHEN WHEN	s46 => HDI = s47; s47 => HDI = s0;	CH MODE=VCC; CH_MODE=VCC;	D[]=H"00"; D[]=H"71";	
WHEN	s4A => HDI = s34; CH_MODE=VCC;		D[]=H"30";	%IDLE to DIG%
WHEN	s4B => HDI = s3D; CH_MODE=VCC;		D[]=H"03";	%IDLE to READ%

MAX+plus 1).01 File: HDIFSM.TDF Date: 05/03/94 13:49:33 Dage: 4

WHEN OTHERS => HDI = s0;

END CASE;

ENACRO.CLK = 53MHz; ENACRO.D = ENCRO; ENA53.CLK = 53MHz; ENA53.D = EN53; ENA26.CLK = 53MHz; ENA26.D = EN26;

MAX+plus II 4.01 File: SELECTOR.TDF Date: 05/03/94 13:51:17 Page: 1 SUBDESIGN 'SELECTOR' %Selects outputs as HDI Control, HDI Data, or Status% (: INPUT; NOTIFY, LA, NOSYNC, PAR ERR D[7..0] :INPUT; HBIT6, HBIT5, HBIT4, HBIT3, HBIT2, HBIT1, HBIT0 : INPUT; A[7..0] :OUTPUT) BEGIN % CONTROL & READOUT # LOGIC ANALYZER # COMM. ERRORS % CAV ONLY % 욯 A7 = !NOTIFY & ! LA & D7 # LA & !NOTIFY & GND # NOTIFY & GND; A6 = !NOTIFY & ! LA & D6 # LA & !NOTIFY & HBIT6 # NOTIFY & GND; A5 = !NOTIFY & ! LA & D5 # LA & !NOTIFY & HBIT5 # NOTIFY & GND; A4 = !NOTIFY & ! LA & D4 # LA & !NOTIFY & HBIT4 # NOTIFY & GND; A3 = !NOTIFY & ! LA & D3 # LA & !NOTIFY & HBIT3 # NOTIFY & GND; A2 = !NOTIFY & ! LA & D2 # LA & !NOTIFY & HBIT3 # NOTIFY & GND; A1 = !NOTIFY & ! LA & D1 # LA & !NOTIFY & HBIT1 # NOTIFY & PAR ERR; A0 = !NOTIFY & !_LA & D0 # LA & !NOTIFY & HBIT0 # NOTIFY & NOSYNC;