Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array. Page: 13 of 37
This report is part of the collection entitled: Office of Scientific & Technical Information Technical Reports and was provided to Digital Library by the UNT Libraries Government Documents Department.
The following text was automatically extracted from the image on this page using optical character recognition software:
2.1 MicroBlaze Soft-Core Processor
The uB soft-core processor is a 32-bit reduced instruction set computer (RISC) designed for a
Xilinx FPGA and is represented by the block diagram shown in Figure 1.
I:ic'JS ic -:idE
Memory Managenent Unit iMMU)
Registers Barrel Shift
IF " Instruction
B - Bufer
-, Register File
32 X 32b
GW,'cdr Micr.B'aze future -
-- MFSL 0..15 or
SFSL 0..15 o-
Figure 1. MicroBlaze core block diagram.
The uB Version 7.10.d was used for this test and allows selective enabling of additional
functionality within the processor.
Here’s what’s next.
This report can be searched. Note: Results may vary based on the legibility of text within the document.
Tools / Downloads
Get a copy of this page or view the extracted text.
Citing and Sharing
Basic information for referencing this web page. We also provide extended guidance on usage rights, references, copying or embedding.
Reference the current page of this Report.
Learn, Mark Walter. Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array., report, April 1, 2011; United States. (https://digital.library.unt.edu/ark:/67531/metadc836670/m1/13/: accessed May 19, 2019), University of North Texas Libraries, Digital Library, https://digital.library.unt.edu; crediting UNT Libraries Government Documents Department.