A bunch to bucket phase detector for the RHIC LLRF upgrade platform Metadata

Metadata describes a digital item, providing (if known) such information as creator, publisher, contents, size, relationship to other resources, and more. Metadata may also contain "preservation" components that help us to maintain the integrity of digital files over time.

Title

  • Main Title A bunch to bucket phase detector for the RHIC LLRF upgrade platform

Creator

  • Author: Smith, K. S.
    Creator Type: Personal
  • Author: Harvey, M.
    Creator Type: Personal
  • Author: Hayes, T.
    Creator Type: Personal
  • Author: Narayan, G.
    Creator Type: Personal
  • Author: Polizzo, S.
    Creator Type: Personal
  • Author: Severino, F.
    Creator Type: Personal

Contributor

  • Sponsor: United States. Department of Energy. Office of Science.
    Contributor Type: Organization
    Contributor Info: DOE Office of Science

Publisher

  • Name: Brookhaven National Laboratory. Collider-Accelerator Department.
    Place of Publication: United States
    Additional Info: Brookhaven National Laboratory (BNL) Relativistic Heavy Ion Collider

Date

  • Creation: 2011-03-28

Language

  • English

Description

  • Content Description: As part of the overall development effort for the RHIC LLRF Upgrade Platform [1,2,3], a generic four channel 16 bit Analog-to-Digital Converter (ADC) daughter module was developed to provide high speed, wide dynamic range digitizing and processing of signals from DC to several hundred megahertz. The first operational use of this card was to implement the bunch to bucket phase detector for the RHIC LLRF beam control feedback loops. This paper will describe the design and performance features of this daughter module as a bunch to bucket phase detector, and also provide an overview of its place within the overall LLRF platform architecture as a high performance digitizer and signal processing module suitable to a variety of applications. In modern digital control and signal processing systems, ADCs provide the interface between the analog and digital signal domains. Once digitized, signals are then typically processed using algorithms implemented in field programmable gate array (FPGA) logic, general purpose processors (GPPs), digital signal processors (DSPs) or a combination of these. For the recently developed and commissioned RHIC LLRF Upgrade Platform, we've developed a four channel ADC daughter module based on the Linear Technology LTC2209 16 bit, 160 MSPS ADC and the Xilinx V5FX70T FPGA. The module is designed to be relatively generic in application, and with minimal analog filtering on board, is capable of processing signals from DC to 500 MHz or more. The module's first application was to implement the bunch to bucket phase detector (BTB-PD) for the RHIC LLRF system. The same module also provides DC digitizing of analog processed BPM signals used by the LLRF system for radial feedback.

Subject

  • Keyword: Feedback
  • Keyword: Digitizers
  • STI Subject Categories: 43 Particle Accelerators
  • Keyword: Processing
  • Keyword: Analog-To-Digital Converters
  • Keyword: Architecture
  • Keyword: Algorithms
  • Keyword: Relativistic Heavy Ion Collider
  • Keyword: Velocity Relativistic Heavy Ion Collider
  • Keyword: Accelerators
  • Keyword: Performance
  • Keyword: Design

Source

  • Conference: 2011 Particle Accelerator Conference (PAC'11); New York, NY; 20110328 through 20110401

Collection

  • Name: Office of Scientific & Technical Information Technical Reports
    Code: OSTI

Institution

  • Name: UNT Libraries Government Documents Department
    Code: UNTGD

Resource Type

  • Article

Format

  • Text

Identifier

  • Report No.: BNL--94208-2011-CP
  • Grant Number: DE-AC02-98CH10886
  • Office of Scientific & Technical Information Report Number: 1016658
  • Archival Resource Key: ark:/67531/metadc834348
Back to Top of Screen