Apollo® Thin Film Process Development

Phase 2 Technical Report
May 1999–April 2000

D.W. Cunningham and D.E. Skinner
BP Solar
Fairfield, California
Apollo® Thin Film Process Development

Phase 2 Technical Report
May 1999–April 2000

D.W. Cunningham and D.E. Skinner
BP Solar
Fairfield, California

NREL Technical Monitor: H.S. Ullal
Prepared under Subcontract No. ZAK-7-17619-27

National Renewable Energy Laboratory
1617 Cole Boulevard
Golden, Colorado 80401-3393
NREL is a U.S. Department of Energy Laboratory
Operated by Midwest Research Institute • Battelle • Bechtel
Contract No. DE-AC36-99GO10337
Acknowledgments

Acknowledgments are due to the following people and organizations.

BP Solar Apollo® Team:
   R. Bernardi, D. Cunningham (Principle Investigator), K. Davies, S. Delp,
   L. Grammond, S. Harrer, J. Healy, E. Mopas, N. O’Connor, M. Rubcich, M.
   Sadeghi, D. Skinner (Program Manager), T. Trumbly

National Renewable Energy Laboratory
Brookhaven National Laboratory
Institute of Energy Conversion/University of Delaware
Introduction

The following report highlights achievements and progress in the Apollo® CdTe technology over the second phase of BP Solarex’s PV Partnership program (ZAK-7-17619-27) at Fairfield, CA. In this report, the results are presented and discussed from the following areas:

*CdS and CdTe optimization.* In this section, semiconductor properties, optical properties and device optimization are discussed. Crystallographic characteristics were determined under collaborative work with the Institute of Energy Conversion, (University of Delaware) and NREL. In addition to this, module performance results are presented to illustrate the efficiency improvements gained as a result of this work.

*Reliability and testing.* In this section, both indoor stress testing and outdoor long term test systems are described. Detailed design, set up and initial results are presented.

*Health, Safety and Environment.* Three main sections described in this section are optimization of waste treatment systems at the Fairfield plant, reclaimed cadmium metal recycling and closed loop/zero discharge studies.
CONTENTS

1.0 TASK 1: CDS AND CDTE OPTIMIZATION ................................................................. 1
  1.1 Cross Plate Uniformity: ...................................................................................... 1
  1.2 Cds Optimization and Optical Loss Analysis ...................................................... 4
      1.2.1 Device Loss Analysis: ............................................................................... 4
      1.2.2 Interpretation of the Module QE ............................................................... 6
      1.2.3 Optimization Cds Window Layer Thickness .............................................. 7
  1.3 CdTe Morphology ............................................................................................... 9
  1.4 Device Results .................................................................................................. 13
  1.5 Large Area Module Development ...................................................................... 15

2.0 TASK 3: RELIABILITY AND MODULE TESTING ............................................. 18
  2.1 Outdoor Testing ................................................................................................. 18
  2.2 Internal Light Soaking ...................................................................................... 21

3.0 TASK 4: HEALTH, SAFETY, AND ENVIRONMENTAL (HSE) ACTIVITIES ............................................................................................................. 24
  3.1 Optimization of Waste Treatment Systems ...................................................... 24
  3.2 Cadmium Metal Recycling or Disposal ............................................................. 25
  3.3 Liquid Processes --- Closed Loop / Zero Discharge Studies .............................. 26

TABLES

Table 1. Mini-module Electrical Characteristics ......................................................... 5
Table 2. Summary of Loss Analysis .............................................................................. 6
Table 3. Cds Electrical Properties ............................................................................... 7
Table 4. Orientation Ratio for CdTe, Edge to Center .................................................. 10
Table 5. 0.55m² Module Measurements Made at NREL ........................................... 13
Table 6. Electrical Performance of Reduced Window Layer Modules ....................... 14
Table 7. Statistics for Alternative Process Run ............................................................ 15
Table 8. 0.94m² Module Measurements Made at NREL ............................................. 16
Table 9. 0.94m² Module Results with Reduced Window Layer ................................ 17
Table 10. Array String Indoor Measurements ............................................................ 20
Table 11. Light Soak Insolation and Temperature ..................................................... 21
FIGURES

Figure 1. Efficiency Across the Apollo® plate ................................................................. 2
Figure 2. Voc Across the Apollo® plate ........................................................................ 2
Figure 3. FF Variation Across the Apollo® plate ............................................................ 3
Figure 4. Jsc Across the Apollo® plate ........................................................................ 3
Figure 5. Apollo® Mini-module QE ............................................................................. 5
Figure 6. Jsc vs. CdS Thickness .................................................................................. 8
Figure 7. QE for Reduced CdS Window Layer vs. Standard Thickness.................... 9
Figure 8. AFM of as Deposited CdTe ........................................................................ 11
Figure 9. XRD of as Deposited CdTe Film ................................................................. 11
Figure 10. AFM of CdTe Post Air Anneal ................................................................. 12
Figure 11. XRD of CdTe Post Air Anneal ................................................................. 12
Figure 12. Efficiency Histogram for Reduced Window Layer .................................... 15
Figure 13. Apollo® Grid Connected Array Layout .................................................... 18
Figure 14. Apollo® Module Stability at Fairfield ...................................................... 18
Figure 15. Retro Fitted 1.68kW Array and 2.23kW Array. (Powers STC).................. 19
Figure 16. Output of Omnion 2200 Array ................................................................. 20
Figure 17. Light Soak: Jsc at Various Stress Conditions ............................................ 21
Figure 18. Light Soak: Voc at Various Stress Conditions .......................................... 22
Figure 19. Light Soak: Effect on Fill Factor and Rs. at Various Load Conditions ..... 22
Figure 20. Internal Light Soak: Long Term Exposure ............................................. 23
Figure 21. Efficiency vs. Hours Lightsoak .............................................................. 24
1.0 TASK 1: CdS AND CdTe OPTIMIZATION

Introduction

During Phase 2 of BP’s thin film partnership project, the Apollo® team focused on the intrinsic properties of the electroless CdS and electrodeposited CdTe films. The film properties were investigated using various analytical methods to determine electrical, optical as well as morphological characteristics, in particular, how they changed at various stages of processing. This work lead to increased collaboration with CdTe teams in organizations such as Institute of Energy Conversion, University of Delaware (IEC, UOD) and NREL. Collaboration with both groups lead to a greater understanding of the mechanisms that contribute to the performance of the Apollo® devices and enabled the team to further optimize films. Task 1 results will be presented relating to plating uniformity of CdTe, optical loss analysis within the film as well as morphological and crystallographic features of the semiconductors.

1.1 Cross Plate Uniformity:

In this section, cross plate uniformity is quantified in terms of electrical performance. This work was done primarily to determine the effect of substrate resistivity on uniformity as a prerequisite to large area plating, in particular to establish the limit for 24” wide, 0.94m², substrates. The work described here was performed on a 14”, 10Ω/sq. substrate coated 900Å CdS and 1.8µm CdTe. The CdTe plate was cut down into 15cm wide strips in order to determine the cross plate performance uniformity. The cuts were made at 90° to the laser cuts so that the integrity of the cells could be maintained. In doing this, the cells (area,15cm²) could be measured individually and the cross plate performance could be obtained. In the electrochemical deposition of CdTe the width of the substrate is limited by the conductivity of the tin oxide layer. If a substantial voltage drop is observed across the plate, between the metal contacts, then this can affect the deposition stoichiometry of the CdTe. High (negative versus a cadmium reference electrode) potentials will encourage a cadmium rich deposit, while low potentials will encourage a tellurium rich deposit. The following graphs show the performance of the individual cells across the 14” dimension of the test plate.

Figure 1. through 4. illustrates the effect of CdTe uniformity for various electrical parameters across the plate. The cell number notation relates to individual cells of 10mm wide. The 10mm dimension is defined by the cell to cell separation of two laser scribe sets (one set equates to 3 separated scribes and defines the wasted width). For a normal Apollo® 14” x 61” module, the laser scribes run parallel to the 61” length. Cell 1 relates to the first cell on the left hand side of the module looking at the “sunny side” of the glass. Cell 32 relates to the last cell on the right hand side of the plate. There are 32 series connected cells with one cell sacrificed as a negative contact, this leaves 31 active cells. The cells were measured using a simple computer controlled addressable current/voltage source. Light level was set to 100mWcm⁻² using a CdTe reference cell.
Figure 1. Efficiency Across the Apollo® plate

Figure 2. Voc Across the Apollo® plate
It can be seen from the above graphs that the performance of the edge cells drops off considerably. The performance increases within the first two cells from the edge. All three electrical parameters decrease at the edge cells, however the largest contribution is from fill factor. The low fill factor was due to a combined increased series resistance and decreased parallel resistance. This is indicative of poorer quality material at the edges with reduced recrystallisation of the as deposited CdTe. X ray analysis confirmed this showing a larger abundance of <220> crystals in the center region post air anneal versus the edge region which retained a high proportion of the as deposited <111> crystal orientation.
The result indicated that in order for wider substrates to be electroplated successfully with good uniformity, a lower sheet resistivity would be required. It was estimated that sheet resistivities in the region of $8\,\Omega/\text{sq.}$ would be required to maintain good composition uniformity across a 24” substrate.

1.2 **CdS Optimization and Optical Loss Analysis**

As part of the Apollo® team effort on semiconductor optimization, work has focused on characterization of the CdS/CdTe crystal structure at various stages of the process. BP has worked with IEC (University of Delaware) and the CdTe group at NREL in order to determine the physical properties of the films. Various techniques were incorporated including AFM and XRD as well as QE and electrical measurements. The data obtained from this work were used to optimize the semiconductor recrystallisation steps and heat treatments. One important study that was undertaken was an optical loss analysis of the finished device. The aim of this work was to identify the loss mechanism in the device and then prioritize for largest potential gain and compatibility with the existing process. The following section describes the work performed on standard CdS / CdTe cells.

1.2.1 **Device Loss Analysis:**

Quantum efficiency measurements and a loss analysis were carried out on typical CdS and CdTe films. The CdS thickness was 1050Å and the CdTe thickness was 1.8microns. These films were deposited on standard TCO substrates with a sheet resistance of $10\,\Omega/\text{sq.}$ Loss analysis was carried out at IEC (UOD) and module spectral response was measured by K Emery of NREL. The light and voltage bias conditions for the QE measurements were as follows.

<table>
<thead>
<tr>
<th>Voltage Bias</th>
<th>16.20 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Light Bias region area</td>
<td>16.00 cm²</td>
</tr>
<tr>
<td>Light Bias Density</td>
<td>0.587 mA/cm²</td>
</tr>
</tbody>
</table>

The spectral response for the Apollo® mini-module measured at NREL is shown in Figure 5.
The mini module dimension was 645 cm$^2$ and had a glass tedlar configuration. This size and construction was chosen especially for the QE work and is not standard for BP Solar’s Apollo® product. Electrical connection was such that a single cell or the whole module could be measured independently if required. The module electrical parameters that correspond to the above QE are shown in Table 1.

**Table 1. Mini-module Electrical Characteristics**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voc</td>
<td>25.45 V (0.795 V/cell)</td>
</tr>
<tr>
<td>Jsc</td>
<td>16.60 mA.cm$^{-2}$</td>
</tr>
<tr>
<td>FF</td>
<td>0.64</td>
</tr>
<tr>
<td>Efficiency</td>
<td>8.62%</td>
</tr>
</tbody>
</table>
1.2.2 **Interpretation of the Module QE**

The low Jsc is due to losses in the 400nm to 600nm wavelength range. This can be accounted for in terms of CdS absorption and band gap narrowing due to Te/CdS intermixing at the hetero-junction interface.

A complete loss analysis study was conducted by B McCandless of IEC (UD) that lead to the following individual break down for specified wavelength ranges. The results are shown in Table 2:

**Table 2. Summary of Loss Analysis**

<table>
<thead>
<tr>
<th>Loss mechanism</th>
<th>Wavelength range (nm)</th>
<th>Integrated Photocurrent (mA.cm(^{-2}))</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCO/glass absorption</td>
<td>300-860</td>
<td>4.0</td>
</tr>
<tr>
<td>CdS absorption</td>
<td>300-490</td>
<td>3.0</td>
</tr>
<tr>
<td>Cell reflection</td>
<td>300-860</td>
<td>1.3</td>
</tr>
<tr>
<td>&quot;Red&quot; carrier collection</td>
<td>650-860</td>
<td>1.0</td>
</tr>
<tr>
<td>CdS/Te absorption</td>
<td>490-600</td>
<td>0.8</td>
</tr>
<tr>
<td>Unabsorbed red carriers</td>
<td>820-860</td>
<td>0.2</td>
</tr>
</tbody>
</table>

Some of the losses described above are avoidable but inevitable for a cost effective production process. For instance, 5mA.cm\(^{-2}\) of Jsc is lost due to TCO/glass absorption and cell reflection. The TCO/glass absorption could be reduced by moving to 1mm thick borosilicate glass instead of float line, 3mm soda lime glass. Equally, the 10Ω/sq. (approx. resistivity 6x10\(^{-4}\) Ω.cm.) fluorine doped tin oxide could have a higher transmission by using other more transparent oxides. However, from a commercial point of view it is felt that gains in these areas, while technically possible, will increase the total cost of the product or reduce the robustness of the final device. Reduction of CdS thickness will reduce the absorption in the 300nm to 490nm range and increase Jsc accordingly. Jsc’s as high as 19.0mA.cm\(^{-2}\) have been demonstrated with CdS thickness of 690nm to 700nm. However, this typically is accompanied by a loss in Voc and FF for the device. It has been shown by other groups (1) that highly resistive buffer layers can be incorporated between the TCO and the window layer to inhibit shunting through pinholes in thin CdS. Utilizing a thin, highly resistive tin oxide or zinc doped tin oxide buffer layer in conjunction with thin CdS has been used successfully to maintain Voc and fill factor while obtaining beneficial increases in Jsc. This could be one route to decreasing the losses from CdS absorption but as yet, there is little or no data on how compatible an electrochemical CdTe process is with a highly resistive buffer layer. Table 3 show results of electrical analysis performed on chemical bath deposition CdS produced at Fairfield. This data was generated by T. Gessert’s group at NREL.

---

Table 3. CdS Electrical Properties

<table>
<thead>
<tr>
<th>CdS ELECTRICAL PROPERTIES</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Sheet resistance</td>
<td>7.00E+09 ohm/sq.</td>
</tr>
<tr>
<td>Resistivity</td>
<td>7.00E+04 ohm.cm.</td>
</tr>
<tr>
<td>Mobility</td>
<td>2.86 cm²/V.s</td>
</tr>
<tr>
<td>Doping density</td>
<td>-3.12E+13 /cm²</td>
</tr>
</tbody>
</table>

Electrochemical deposition of CdTe on CdS is easily performed at BP Solar. The resistivity of the CdS film is 7x10⁴ ohm.cm. Therefore, it is hoped that the addition of a 1000Å, 1 to 10 ohm.cm. resistive film will not affect the plating potential required to control the deposit stoichiometry. Tests will be carried out to determine this.

Another area of considerable loss is in “red” carrier collection and absorption (total potential gain 1.2mA.cm²). Grain size for electrodeposited CdTe is small. Typically, CdTe grains average at 0.3 microns that is normal for low temperature processes. Increasing this grain size will reduce the grain boundary to grain size ratio and improve carrier lifetime and collection. This is an area the BP Solar team will continue to investigate.

In summary, the loss analysis has helped focus efforts in areas that will increase device performance through Jsc increases. If a Jsc of 20mA.cm² is used as a target for 0.55m² and 0.94m² modules, then if the Voc and fill factor illustrated in Table 1 are maintained, then module aperture area efficiencies greater than 10% will be realized.

1.2.3 Optimization CdS Window Layer Thickness

A study was performed to determine the relationship of Jsc with CdS thickness to follow on from the optical loss analysis described in the previous section. The loss analysis had shown that between 3 to 4 mA.cm² could be gained from optimization of the CdS properties. The majority of the gain coming from a reduction in the CdS thickness.

The loss analysis had been performed on a mini module that had a 1050Å thick CdS film which gave a corresponding 16.6 mA.cm² Jsc. CdS films were made using a modified chemical bath deposition process which gave thickness as low as 450Å. Figure 6 shows the relationship of CdS thickness with Jsc as the film is reduced and glass substrate, CdTe and back contact films remain constant. From these devices, quantum efficiency measurements were obtained to ascertain the effect on the blue response on reducing the window layer.
Quantum efficiency (QE) is a good technique for determining the wavelength dependent response for solar cells. Quantum efficiency also helps resolve the spatial response through the device. Knowing the band gap and absorption coefficients of the window and absorber layers, a loss analysis can be performed to determine which semiconductors are limiting performance. The QE shown in Figure 7 shows the response for Apollo® devices made with different thickness’ of CdS window layer. The standard process incorporates a 1000Å CdS layer, which limits the blue response of the device. At 400nm and 500nm, the QE values are 17% and 50% respectively for the standard device. This wavelength range has been shown to be greatly influenced by CdS absorption. Typical Jsc values associated with a 1000Å CdS film are in range of 17mA.cm$^{-2}$. The QE for devices containing a 500Å and 1000Å window layers are compared in Figure 7. Clearly, there is an improved blue response for the thinner window layer. At 400nm and 500nm, QE values of 38% and 69% were measured respectively with essentially no change in the regions relating to the bulk absorber (>600nm). The Jsc values for these devices were in the range of 20.0mA.cm$^{-2}$, indicating more than 20% increase over the thicker window layer. We believe this is a significant achievement as these Jsc values are currently unprecedented for a commercial size modules. Later in the report, the effect of improved blue response on device results will be discussed in more detail.
1.3 CdTe Morphology

1.3.1 Cross Plate Uniformity

In Section 1.1 there was a clear edge to center effect with lower performance in the first 3 to 4 cm. It was believed that these variations were due to crystallographic differences within the deposited CdTe film. In order to determine this, X-ray diffraction (XRD) studies were performed on the CdTe film. The back contact was removed from the material so that crystal orientation could be determined and matched directly to the cell electrical results. The study focused on two CdTe orientations in particular, <111> and <220>. As deposited, CdTe has an abundance of <111> orientation grains. A heat treatment in air at 450°C induces recrystallization and the <111> grain diminishes as the <220> orientation increases.

The analysis showed that the poorer performing edge material had a low <220>/<111> ratio indicating a high predominance of <111> grains post heat treatment. Table 4 shows a low <220>/<111> ratio for cells 2 and 32 (edge cells) while cell number 6 and 26 shows a predominance of <220> grains post heat treatment. Cells 6 and 26 are representative of mid plate cells.
Table 4. Orientation Ratio for CdTe, Edge to Center

| <220> / <111> ratio data for CdTe. |
|----------------|----------------|
| Cell # | Ratio |
| 2     | 0.03  |
| 6     | 1.48  |
| 26    | 1.21  |
| 32    | 0.21  |

An edge to center performance variation has been shown for the electro-deposited CdTe material. This has been mainly due to low fill factor and Voc. XRD studies has shown that the lower performance material has a lack of <220> orientation grains, post heat treatment. Further studies will focus on the cause of the lower performing material and how recrystallization can be enhanced in those regions.

1.3.2 Morphology of Center Plate CdTe Material

In order to understand the crystallographic detail samples were sent to external laboratories (NREL and IEC) for analysis and quantification of the changes in morphology at various stages of the CdTe process. Of particular interest was the form of the CdTe directly after electrodeposition and after subsequent heat treatments. Typically, low temperature depositions of CdTe such as electrochemical, physical vapor deposition, and sputtering afford small grain structures (<1µm). There is a considerable amount of strain incorporated in these films as deposited and the crystal structure has a predominant <111> orientation. Strain relief, is one of the aspects seen in the CdTe film after a 450C anneal in air, as is a change in orientation of the crystal unit cell. As well as the orientation change, grain growth can also occur when the heat treatment is performed in the presence of chloride. In the electrochemical deposition of CdTe, chloride can be incorporated in the film during the plating process. Initial results confirm that chloride additions can also be performed post deposition, commensurate with other CdTe films.

The two techniques used to investigate the crystal structure were atomic force microscopy (AFM) and X-ray diffraction (XRD). The following data illustrates some of the typical structures seen for the Apollo® films.
Figure 8. AFM of as Deposited CdTe

Figure 9. XRD of as Deposited CdTe Film
Figure 10. AFM of CdTe Post Air Anneal

Figure 11. XRD of CdTe Post Air Anneal
Figure 8 shows the grain structure for as deposited CdTe. The typical grain size is between 0.1µm and 0.2µm. Some grains exhibit faceted faces, which indicate that grain sizes could be smaller than 0.1µm. The XRD data in Figure 9 shows that the grain orientation at this stage was predominantly <111> as normally seen for films at this stage.

Figure 10 shows grain formation after heat treatment in air at 450°C. Some grain growth and coalescing of the grain facets was observed. Also, the maximum grain dimension had increased to about 0.4µm from 0.2µm.

The XRD results for this film shown in Figure 11, shows some increase in <220> orientation at 39°, Theta.

This data indicates that, while some gain growth occurred, it was not substantial and that the grain structure is held or pinned in some way. This is also confirmed by only slight growth in <220> orientation.

1.4 Device Results

1.4.1 0.55m² Module Performance

Four 0.55m² modules were sent to NREL as deliverables during Q2. The deliverable criterion for Phase 1 was for an active efficiency greater than 8% on a 14” x 61” module.

Table 5 shown below summarizes the results from measurements made at NREL. Spire 240A and outdoor measurements are shown for each module.

Table 5. 0.55m² Module Measurements Made at NREL

<table>
<thead>
<tr>
<th>Module Number</th>
<th>Test System</th>
<th>Voc (V)</th>
<th>Isc (A)</th>
<th>FF (%)</th>
<th>Pmax (W)</th>
<th>Cell Eff. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>92030034</td>
<td>Spire 240A</td>
<td>24.7</td>
<td>2.53</td>
<td>0.61</td>
<td>38.2</td>
<td>8.1%</td>
</tr>
<tr>
<td>92030034</td>
<td>Outdoors</td>
<td>24.7</td>
<td>2.55</td>
<td>0.63</td>
<td>40.0</td>
<td>8.4%</td>
</tr>
<tr>
<td>92030041</td>
<td>Spire 240A</td>
<td>24.4</td>
<td>2.62</td>
<td>0.60</td>
<td>38.2</td>
<td>8.1%</td>
</tr>
<tr>
<td>92030041</td>
<td>Outdoors</td>
<td>24.5</td>
<td>2.63</td>
<td>0.63</td>
<td>40.4</td>
<td>8.5%</td>
</tr>
<tr>
<td>92030055</td>
<td>Spire 240A</td>
<td>24.8</td>
<td>2.57</td>
<td>0.60</td>
<td>38.4</td>
<td>8.1%</td>
</tr>
<tr>
<td>92030055</td>
<td>Outdoors</td>
<td>24.8</td>
<td>2.61</td>
<td>0.62</td>
<td>40.0</td>
<td>8.4%</td>
</tr>
<tr>
<td>92080115</td>
<td>Spire 240A</td>
<td>24.6</td>
<td>2.57</td>
<td>0.62</td>
<td>39.5</td>
<td>8.3%</td>
</tr>
<tr>
<td>92080115</td>
<td>Outdoors</td>
<td>23.5</td>
<td>2.60</td>
<td>0.62</td>
<td>38.2</td>
<td>8.0%</td>
</tr>
</tbody>
</table>
The cell (aperture) efficiency was calculated from the active area of each cell. The total active area was 153cm² per cell with 31 cells in series connection. This gave a total active (aperture) area of 0.474m². All modules satisfied the deliverable criteria of >8.0% for Phase 1 of BP Solar’s Thin Film PV Partnership program. Two modules were returned to BP Solar to be used as reference modules for performance testing.

1.4.2 Electrical Performance of Reduced Window Layer Devices

The potential benefits of a reduced window layer were discussed in the previous section. The optical improvement in reducing the window layer thickness from 1000Å to 500Å is seen as an increase in blue response in the 400nm to 500nm range. The relationship of increase in Jsc with reduced CdS layer was also shown earlier. It was found that on reducing the CdS layer significantly below 500Å that a loss in Voc and fill factor occurred. This is commensurate with increased shunting from micro pinholes in the CdS layer. One method to reduce the effect of this layer may be to introduce a high resistivity buffer layer between the CdS and conducting oxide film. As mentioned before, this is not fully proven in the electrochemical deposition process used at Fairfield, especially when considering the sensitivity to potential drop that this system has.

A series of devices were made using a CdS film at 500Å. Some typical values for devices incorporating the reduced window layer are shown below in Table 6.

<table>
<thead>
<tr>
<th>VOC (V)</th>
<th>VOC/CELL (V)</th>
<th>ISC (A)</th>
<th>JSC (mA.cm⁻²)</th>
<th>PMAX (W)</th>
<th>FF</th>
<th>EFFICIENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>26.46</td>
<td>0.827</td>
<td>3.19</td>
<td>21.0</td>
<td>54.3</td>
<td>0.64</td>
<td>11.1</td>
</tr>
<tr>
<td>26.57</td>
<td>0.830</td>
<td>3.18</td>
<td>20.9</td>
<td>53.3</td>
<td>0.63</td>
<td>10.9</td>
</tr>
<tr>
<td>26.22</td>
<td>0.819</td>
<td>3.08</td>
<td>20.3</td>
<td>51.1</td>
<td>0.63</td>
<td>10.5</td>
</tr>
<tr>
<td>25.96</td>
<td>0.811</td>
<td>3.09</td>
<td>20.3</td>
<td>50.0</td>
<td>0.62</td>
<td>10.3</td>
</tr>
<tr>
<td>26.26</td>
<td>0.820</td>
<td>3.05</td>
<td>20.1</td>
<td>49.0</td>
<td>0.61</td>
<td>10.1</td>
</tr>
<tr>
<td>25.89</td>
<td>0.809</td>
<td>3.03</td>
<td>19.9</td>
<td>47.3</td>
<td>0.60</td>
<td>9.7</td>
</tr>
<tr>
<td>25.78</td>
<td>0.806</td>
<td>3.02</td>
<td>19.9</td>
<td>46.0</td>
<td>0.59</td>
<td>9.4</td>
</tr>
</tbody>
</table>

Comparing the results with those using the standard process, the main difference in the performance can be seen as an increase in Jsc. The difference in Voc is due to the alternative process modules containing 32 series connected cells instead of 31 as in the standard process cells. The increase in Isc relates to a Jsc change from an average of 17mA.cm⁻² for the standard modules (1000Å CdS), compared to 20.3mA.cm⁻² for reduced window layer modules. This gain is inline with the gain predicted by the loss analysis.
The data in Table 7 shows the distribution efficiencies for four production runs using the reduced window layer process. A maximum efficiency of 11.1% was measured in this distribution with an average of 9.9%. In Figure 12, even with a reduced CdS layer, a very good Voc and fill factor were maintained. From the histogram, it can be seen that the efficiency mode is approximately 10.25%. This indicates the capability for an optimized process should give an average efficiency higher than 9.9%, as recorded above, once process defects have been removed.

### 1.5 Large Area Module Development

Considerable effort was placed on large area development during this phase. One of the challenges for electroplating large areas is how to overcome potential drop within the conductive transparent oxide (CTO). While potential drops in the connections to the plate are minimal, potential drops in the CTO between the connections can be substantial. If a substantial potential drop occurs in the CTO, then CdTe stoichiometry will vary, favoring Te rich or Cd rich CdTe deposits, depending on the extent of the drop within the plate.
The technical team at BP Solar worked with suppliers to obtain CTO films with sheet resistance below 10Ω/sq. in order to reduce potential drop in the 61” x 24” (0.94m²) plate. Initial results were encouraging, and films were obtained with good compositional uniformity. Some of the first plates were fully processed without cutting down to smaller sizes. The results indicated good robustness of the process towards large area scale up. The performance of two of the plates was verified at NREL and the results are summarized in Table 8.

Table 8. 0.94m² Module Measurements Made at NREL

<table>
<thead>
<tr>
<th>Module Number</th>
<th>Test System</th>
<th>Voc (V)</th>
<th>Isc (A)</th>
<th>FF (%)</th>
<th>Pmax (W)</th>
<th>Cell Eff. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>92440041</td>
<td>Spire 240A</td>
<td>44.92</td>
<td>2.476</td>
<td>.607</td>
<td>67.53</td>
<td>7.8</td>
</tr>
<tr>
<td>92440041</td>
<td>Outdoors</td>
<td>45.00</td>
<td>2.466</td>
<td>.623</td>
<td>69.08</td>
<td>7.9</td>
</tr>
<tr>
<td>92030054</td>
<td>Spire 240A</td>
<td>45.08</td>
<td>2.503</td>
<td>.615</td>
<td>69.43</td>
<td>8.0</td>
</tr>
<tr>
<td>92030054</td>
<td>Outdoors</td>
<td>45.19</td>
<td>2.477</td>
<td>.646</td>
<td>72.23</td>
<td>8.3</td>
</tr>
</tbody>
</table>

The electrical configuration of these modules consisted of 57 cells in series. The cell area was 152.3cm² giving an active area of 0.868m² and a total module area of 0.944m². All these dimension measurements, together with the electrical measurements were confirmed by NREL.

Initial results (Table 9) using the reduced window layer process on large area were also encouraging. The results below show typical values for 0.94m² modules incorporating a 500Å CdS film. Compared to the 14” wide substrate Voc and Jsc are only marginally lower for the 24” substrate. Jsc is probably lower due to increased light absorption in the thicker conducting oxide for <10Ω/□ substrates required for large area deposition. The fill factor was considerably higher for the large area plates. This improvement comes from the lower sheet resistivity substrate.
<table>
<thead>
<tr>
<th>Module Number</th>
<th>Voc (V)</th>
<th>Voc/cell (V)</th>
<th>Isc (A)</th>
<th>Jsc (mA.cm^-2)</th>
<th>Rs.cm^-2 (Ω.cm^-2)</th>
<th>Pmax (W)</th>
<th>FF</th>
<th>Eff. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>01010001</td>
<td>46.17</td>
<td>0.810</td>
<td>3.07</td>
<td>20.18</td>
<td>8.08</td>
<td>89.6</td>
<td>0.632</td>
<td>10.3</td>
</tr>
<tr>
<td>01010012</td>
<td>46.62</td>
<td>0.818</td>
<td>3.02</td>
<td>19.85</td>
<td>8.17</td>
<td>89.6</td>
<td>0.636</td>
<td>10.3</td>
</tr>
<tr>
<td>01010018</td>
<td>46.32</td>
<td>0.813</td>
<td>3.00</td>
<td>19.73</td>
<td>7.54</td>
<td>90.3</td>
<td>0.649</td>
<td>10.4</td>
</tr>
<tr>
<td>01010019</td>
<td>46.52</td>
<td>0.816</td>
<td>3.03</td>
<td>19.89</td>
<td>7.60</td>
<td>91.0</td>
<td>0.646</td>
<td>10.5</td>
</tr>
<tr>
<td>01010021</td>
<td>46.28</td>
<td>0.812</td>
<td>3.00</td>
<td>19.72</td>
<td>7.63</td>
<td>90.0</td>
<td>0.647</td>
<td>10.3</td>
</tr>
<tr>
<td>01010023</td>
<td>46.57</td>
<td>0.817</td>
<td>2.97</td>
<td>19.48</td>
<td>7.66</td>
<td>89.7</td>
<td>0.649</td>
<td>10.3</td>
</tr>
<tr>
<td>01010025</td>
<td>46.18</td>
<td>0.810</td>
<td>3.04</td>
<td>19.96</td>
<td>6.24</td>
<td>89.7</td>
<td>0.640</td>
<td>10.3</td>
</tr>
<tr>
<td>01190016</td>
<td>45.30</td>
<td>0.795</td>
<td>3.05</td>
<td>20.03</td>
<td>8.25</td>
<td>86.4</td>
<td>0.626</td>
<td>9.9</td>
</tr>
<tr>
<td>01190022</td>
<td>46.52</td>
<td>0.816</td>
<td>3.03</td>
<td>19.90</td>
<td>7.84</td>
<td>88.6</td>
<td>0.629</td>
<td>10.2</td>
</tr>
<tr>
<td>01190025</td>
<td>46.06</td>
<td>0.808</td>
<td>3.10</td>
<td>20.34</td>
<td>9.20</td>
<td>87.8</td>
<td>0.616</td>
<td>10.1</td>
</tr>
<tr>
<td>Average</td>
<td>46.25</td>
<td>0.811</td>
<td>3.03</td>
<td>19.91</td>
<td>7.82</td>
<td>89.26</td>
<td>0.637</td>
<td>10.3</td>
</tr>
</tbody>
</table>

Four modules were sent to NREL for measurement confirmation. These modules were also to be used as primary references by the Apollo® team at Fairfield. NREL measured one of the modules as having an aperture efficiency of 10.6% with a power of 91.5W. At the time of this report, this is the highest power monolithic thin film module measured at NREL and supercedes the 72.2W record held by the Apollo® group last year.
2.0 TASK 3: RELIABILITY AND MODULE TESTING

2.1 Outdoor Testing

Figure 13. Apollo® Grid Connected Array Layout

The Apollo® CdTe modules made in April 1998 last year have been on continual test outside for 16 months (Figure 14). The modules still show good stability. The drop seen in February 1999 was in fact due to a reference re-calibration (NREL measurement). The modules used on this small array are some of the very first articles made at Fairfield. They have subsequently made way for newer module variants and more flexible systems that allow for easier and more comprehensive, in situ data acquisition. In this section of Task 3, those new outdoor systems (Figure 13) will be discussed.

Figure 14. Apollo® Module Stability at Fairfield
During quarter 2 of phase 2, the BP Solar engineering staff replaced the original 14” x 48” engineering modules on the grid connected system with 14” x 61” samples. A total of 48 of the larger modules were installed on the system. The average power of the new modules was 35W (STC) and therefore, the STC rating for the array becomes 1.68kW. The new modules were connected in the same series/parallel configuration except that there are 4 groups of 12 modules instead of 6 groups of 12. The DC output from the modules (Vmax and Imax) will be logged on a regular basis as before. The reason for the reduced module number was due to the structure wind loading capacity, which would be exceeded if the same number of larger units were installed.

In Figure 15, the new loading configuration can be seen. The retrofitted array is in the background of the picture.

**Figure 15. Retro Fitted 1.68kW Array and 2.23kW Array. (Powers STC)**

In January 2000, a new array was commissioned on the grounds of the Fairfield facility. The array incorporates 60, 0.55m² Apollo® modules with an average STC performance of 38W each (foreground array in Figure 14 & 15). This would give an equivalent array output of 2.28 kW (DC STC) assuming no system/inverter losses. The array is connected to an Omnion 2200 inverter. There are 3 sub arrays of 20 series connected modules. The inverter is bi-polar and a center tap is made between the 10th and 11th module. Each group of 20 modules is connected in parallel and before input is made to the inverter. The DC outputs of the sub arrays are monitored using shunt resistors to determine load current while DC load voltage is measured directly across each sub array. The readings are recorded in a shared data acquisition system (DAS). The DAS is shared with the 1st ground mounted system installed in 1999. The 1st system (shown in the background of Figure 14 & 15) was retrofitted with 48, 0.55m² Apollo® modules in October 1999 after the original 14” x 48” engineering prototypes were removed. The 0.55m² modules are a
truer representation of production devices. Both systems are monitored every two minutes.
Some of the initial data from the newest array is shown in Figure 16.

Figure 16. Output of Omnion 2200 Array

![DC Array power at 800W/m2 insolation](image)

On first appearance it looks as though there was a reduction in performance over the first 5 months of operation. In order to isolate system, module and/or temperature effects, the bottom row of 20 modules was removed and measured internally on a Spire 240A simulator. The results and comparison with pre installation values are shown in the Table 10 below.

Table 10. Array String Indoor Measurements

<table>
<thead>
<tr>
<th>Date</th>
<th>Isc</th>
<th>Voc</th>
<th>Rs</th>
<th>PMax</th>
<th>FF</th>
<th>Eff</th>
</tr>
</thead>
<tbody>
<tr>
<td>1/12/00</td>
<td>2.71</td>
<td>25.2</td>
<td>2.99</td>
<td>38.4</td>
<td>0.561</td>
<td>7.87</td>
</tr>
<tr>
<td>6/12/00</td>
<td>2.71</td>
<td>25.2</td>
<td>2.38</td>
<td>39.0</td>
<td>0.570</td>
<td>7.97</td>
</tr>
<tr>
<td>Change</td>
<td>0%</td>
<td>0%</td>
<td>-21%</td>
<td>1%</td>
<td>2%</td>
<td>1%</td>
</tr>
</tbody>
</table>

It can be seen that the internal measurements indicate no change in module performance over the last 5 months of operation under load. The modules have been reinstalled and a similar comparison will be made once per quarter.
2.2 Internal Light Soaking.

Two new internal light soak stations have been constructed. The light soak stations were constructed to hold five, 0.94m² modules per unit. The modules can be held at Voc, Isc or Pmax. The Pmax is set using a simple variable resistor with the load current and load voltage displayed, real time, via a computer interface. The modules are forced cooled in air using a central fan. The lamps are 2kW metal halide and there are 4 lamps per unit. The temperature is monitored for each module and the light intensity is measured for uniformity using a 142cm² silicon cell. The overall average intensity for each of the five positions is measured by a CdTe reference module (Ref. module calibrated at NREL OTF). Typical light intensity and temperature ranges are shown in Table 11.

Table 11. Light Soak Insolation and Temperature

<table>
<thead>
<tr>
<th>Light Soak Intensity And Module Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intensity</td>
</tr>
<tr>
<td>Temperature</td>
</tr>
</tbody>
</table>

The electrical parameters for Apollo® modules at various stress conditions are shown in Figures 17 through 19. Typically, each light soak station has one position that is left on for extended stress testing. A result for extended light soak is shown in Figure 20.

Figure 17. Light Soak: Jsc at Various Stress Conditions
Figure 18. Light Soak: Voc at Various Stress Conditions

Figure 19. Light Soak: Effect on Fill Factor and Rs. at Various Load Conditions
Figures 17 through 19 show very similar performance for modules under light soak at Voc, Isc and Pmax stress conditions. Module Isc and Voc show good stability at each condition. Fill factor also behaves in a similar fashion at each condition. However, in this case there is a decrease in the module series resistance in the first 100 hours that produced an increase in fill factor by about 5%. This effect is maintained throughout the light soak period. It is believed that this effect is evidence of the existence of traps within the absorber layer. These traps are passivated by carriers once the module is illuminated. More work will be carried out to characterize this phenomenon.

Long term exposure (>1500 hours continuous) as shows good stability with less than a 4% change over this period (Figure 20).

**Figure 20. Internal Light Soak: Long Term Exposure**

![Graph showing long term exposure results](image)

A new light soak station has been built so that higher intensities and temperatures can be applied during stress tests. It is capable of light soaking four modules simultaneously and will have the capability of exposing 0.94m² modules to temperatures of up to 100°C for sustained periods at intensities of over 1 sun. Preliminary results of modules stressed at 70°C (20°C higher than standard temperatures) gave the following results.
Figure 21. Efficiency vs. Hours Lightsoak

The graph shows some stabilization of the modules in the 400 to 500 hour range after an initial increase. As at the lower temperatures (50°C), the increase occurs within the first 100 hours and is due to a reduced series and improved fill factor.

3.0 TASK 4: HEALTH, SAFETY, AND ENVIRONMENTAL (HSE) ACTIVITIES

3.1 Optimization of Waste Treatment Systems

Pretreatment of liquids generated from the production of cadmium telluride photovoltaic modules is not an option rather an economic and environmental necessity. Pretreatment of liquids generated on-site allow the facility to remove or reduce the cadmium concentration and adjust pH into ranges that can easily be handled by Publicly Owned Treatment Works, POTW, meeting all federal, state, and local waste discharge requirements and significantly lowering the disposal costs of liquid wastes.

Focus has been placed on two primary tasks:

1) Improving the reliability, optimization, of the existing cadmium pretreatment equipment, specifically the cadmium scavenger and cadmium electrowinning systems.
2) Research recycling options associated with the existing waste treatment equipment and systems, i.e. recycling of electrowinned cadmium and recovery of the effluent discharged from the cadmium scavenger/electrowinning system.
Studies on the ion exchange resin system used to extract Cd ions from wastewater have identified a tendency for Cd particulates to foul treated wastewater. The following describes various efforts put in place to remove the Cd particulates. By replacing the original filters with higher efficiency units the performance was improved as follows. The cadmium scavenger system was originally equipped with 2 pairs of 25 micron bag filters which were later replaced with 1 micron bag filters; particle fouling continued. A particle distribution studies indicated the mean particle size to be composed of approximately 75% 0.75 micron material. A system of prefilters, a combination of 1 micron bag filters and 0.5 micron cartridge filters, were installed upstream of cadmium scavenger system. The combination of prefilters and changes in the primary filters increased the operational life of the lead ion exchange bed from 2-3, 500 gallon batches of cadmium sulfide, CdS, solutions to 30 - 50, 500 gallon batches of CdS solutions. Cadmium loading on the lead resin beds now exceeds the manufacturer’s expectations, 31 lbs. estimated by Original Equipment Manufacturer, OEM, versus 50 lbs. actual.

The cadmium pretreatment system was designed to have both the scavenger (ion exchange) system and the electrowinner work in tandem. The electrowinner would remove cadmium from sulfuric acid solution used in the regeneration process of the scavenger system. The sulfuric acid could then be reused or neutralized and discharged through the scavenger system. Each time the excess sulfuric acid solutions were neutralized and discharged through the scavenger system, the scavenger system would experience problems similar to those noted in the previous paragraphs and another regeneration cycle was needed to restore the scavenger system to full operation. Suspended particulate cadmium from the electrowinner was apparently fouling the scavenger. A series of 2 - 1 micron bag filters were installed to filter both 1000 gallon batches of electrowinned sulfuric acid solutions prior to discharge through the scavenger system. This significantly improved the electrowinner operation and eliminated scavenger systems problems associated reprocessing the excess electrowinned sulfuric acid solution.

Experiments with stainless steel cathodes in the electrowinner instead of copper cathodes are in process to improve the quality of electrowinned cadmium thus making it more attractive for recycling, i.e. minimizing the copper contamination.

### 3.2 Cadmium Metal Recycling or Disposal

The existing BP Solar cadmium scavenger/electrowinning system produces a liquid stream meeting Federal, State, and Local discharge requirements. As a by product, the system also produces solid cadmium. Each scavenger regeneration/electrowinning cycle produces between 30 and 60 pounds of solid cadmium at full capacity. To date there has been insufficient quantities of the electrowinned cadmium to warrant disposal or recycling. Investigations into recycling or disposal of solid cadmium have begun utilizing previous NREL and International Cadmium Development Association, ICDA (a consortium of cadmium producers, reprocessors, and users) data.
Preliminary Analytical Characterization of Electrowinned Cadmium:

<table>
<thead>
<tr>
<th>Component</th>
<th>Percentage</th>
<th>wt./wt.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cadmium (Cd)</td>
<td>60 - 95 %</td>
<td></td>
</tr>
<tr>
<td>Moisture, as Water (H₂O)</td>
<td>5 - 35 %</td>
<td></td>
</tr>
<tr>
<td>Copper (Cu)</td>
<td>1 %</td>
<td></td>
</tr>
<tr>
<td>Iron (Fe)</td>
<td>0.05 %</td>
<td></td>
</tr>
<tr>
<td>Lead (Pb)</td>
<td>No Analysis</td>
<td></td>
</tr>
<tr>
<td>Zinc (Zn)</td>
<td>0.05 %</td>
<td></td>
</tr>
</tbody>
</table>

Experiments with stainless steel cathodes in the electrowinner, instead of the OEM specified, copper cathodes are in process to improve the quality and handling characteristics of the electrowinned cadmium. Electrowinned cadmium, according to the OEM, does not adhere to the stainless steel cathode material, making removal of the cadmium easier, extending the useful of the cathode, and reducing the copper contamination. Moreover, using stainless cathodes will eliminate copper and make the Cd metal amenable for conversion in CdTe precursor salts.

Traditional cadmium reclamer/recyclers such as NiCd battery reprocessors, which reprocess material either back as NiCd feed stock or into steel smelting, appear uninterested in electrowinned cadmium. Alternate outlets such as raw materials suppliers (process chemicals) and primary metal processors, lead and zinc smelters, have been researched and investigated. Chemical (process chemical) raw materials suppliers appear to require a high purity cadmium source, 99% Cadmium or better, for production of process chemical such as cadmium oxide, cadmium sulfate, etc. Primary metal producers, such as lead and zinc smelters, are capable of handling and refining electrowinned cadmium, as characterized above, since cadmium is a by-product and/or process waste from the mining and smelting operation.

Using the March 11-12, 1992 Brookhaven National Laboratory, Department of Applied Sciences Workshop Report “Recycling of Cadmium and Selenium from Photovoltaic Modules and Manufacturing Wastes” as a reference, discussions have been held with Dr. V. M. Fthenakis, of Brookhaven National Laboratories regarding recycling options for solid cadmium. Dr. Fthenakis provided additional references for previous NREL projects, and contacts within International Cadmium Development Association (ICDA).

### 3.3 Liquid Processes --- Closed Loop / Zero Discharge Studies

BP Solarex, Fairfield, CA utilizes a unique cadmium telluride deposition in the production of its PV modules. Substantial quantities of liquids are used and treated on-site. Investigations into various aspects of “Closed Loop and/or Zero Discharge processes have begun. The following describes some of the issues.
Waste Streams originating from BP Solar’s Panel manufacturing operations are composed predominantly of three (3) components:

1) Dissolved cadmium from the semiconductor deposition operation.
2) Rinse waters containing trace levels of dissolved cadmium.
3) Soluble organics from downstream process.

The existing BP Solar waste treatment system is capable of treating (reducing) dissolved cadmium from approximately 200 mg/l to <0.030mg/l. The existing system is sensitive to particulate fouling from suspended sub-micron cadmium and fouling from organics. To eliminate fouling of the existing waste treatment system, a system of pre-filters, capable of macro and sub-micron filtration, was installed upstream. After a review of applicable treatment processes, two vendors were selected for further technology evaluation.

The first vendor, U.S. Filters, offers a wide range of treatment systems, from simple filtration to multi-step combination systems that are readily integrated with existing equipment. The second, HydroTech Environmental System, HTES, offers a novel technology solution that has the potential to simplify and reduce the number of needed treatment systems.

Both vendors were sent representative samples from the BP Solar deposition operations, rinse waters operations, and back contact application process. Characteristics of the samples have been established through previous analysis. The goals of the treatability studies were:

1) Review the recyclability of water from the existing RO/DI System
2) Produce liquids dischargeable under the terms of the local sewer agreement and conditions.
3) Further the treatment capabilities of the existing system.
4) Substantially reduced in volume to facilitate economical off-site treatment and disposal.
5) Economically treat or dispose of waste waters.

US Filter, a company with a proven history of design, manufacture, and operation of waste treatment systems, returned proposals for two process systems:

1) A cleanable membrane filtration system to reduce the quantity of particulate cadmium sulfide discharged to the scavenger system.
2) A chemical precipitation/cleanable membrane filtration system for removal of organic residue and gross cadmium contamination.
US Filters was further requested to provide additional information relevant to the proposed systems, i.e. projected annual operation expenses for each proposed system, maintenance schedules, equipment footprint, cost proposal for an on-site pilot system, and analytical data for tests performed. The proposed systems appear relatively inexpensive and utilize proven technologies.

HydroTech Environmental Systems, HTES, a manufacturer’s representative for companies producing novel waste treatment technologies, returned a single proposal for a high shear vibrating membrane system, which could accommodate a combined waste stream laden with both organic and particulate residues. Laboratory results, from test solution, indicated excellent removal or reductions of organic and particulate residues. HTES maintains the proposed system could function as a stand-alone unit. HTES was asked to propose a system, which would work in conjunction with existing waste treatments and produce a higher concentration ratio. Additional tests were performed, indicating that the original system could be reduced in size and the membrane pore size increased, yielding a financially more attractive system.

Treated wastewater samples from each of the prospective vendors were returned to BP Solar and then sent to a certified waste water laboratory for further analysis. Requested test parameters were total cadmium concentration (as Cd), chemical oxygen demand (COD), Total Suspended Solids (TSS), Total Organic Carbon (TOC), Conductivity, EPA Method 625 (Semivolatile Organic Compounds), and EPA Method 624 (Volatile Organic Compounds).

Both systems mentioned above are capable of working in conjunction with the existing treatment system, substantially increase on-site treatment capabilities, and reduce the quantity of waste sent for off-site treatment or disposal. A review of technologies used, analytical results, and economic feasibility is currently in progress and will determine which vendor’s technology to test in pilot scale. Once a best technology is determined, a pilot line system will be set up in the Fairfield plant.

Summary.

The results presented in this Phase 2 report have shown considerable progress in advancing the Apollo® technologies fundamental understanding. This understanding has lead to a significant increase in device performance. Module performances in both the 0.55m² and 0.94m² sizes have been confirmed during Phase 2 at 10.8% and 10.6% respectively. In the latter case, the power of the monolithic module was 91.5W. At the time of this report, this is a record power for any monolithic thin film module. During Phase 3, work will continue to increase the understanding and knowledge base for the large area modules. In particular, mechanisms to increase device performance will continue to be investigated.
# Apollo® Thin Film Process Development: Phase 2 Technical Report, May 1999-April 2000

## Authors
D.W. Cunningham and D.E. Skinner

## Performing Organization Name(s) and Address(es)
**BP Solar**
2300 North Watney Way
Fairfield, CA 94533

## SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)
**National Renewable Energy Laboratory**
1617 Cole Blvd.
Golden, CO 80401-3393

## ABSTRACT
In this report, the results are presented and discussed from the following areas:

- **CdS and CdTe optimization.** In this section, semiconductor properties, optical properties and device optimization are discussed. Crystallographic characteristics were determined under collaborative work with the Institute of Energy Conversion, (University of Delaware) and NREL. In addition to this, module performance results are presented to illustrate the efficiency improvements gained as a result of this research.

- **Reliability and testing.** In this section, both indoor stress testing and outdoor long term test systems are described. Detailed design, set up and initial results are presented. **Health, Safety and Environment.** Three main sections described in this section are on handling of waste treatment systems at the Fairfield plant, reclaimed cadmium metal recycling and closed loop/zero discharge studies.

## Subject Terms
photovoltaics; CdS and CdTe optimization; cross plate uniformity; optical loss analysis; module QE; window layer thickness; CdTe morphology; large area module development; outdoor testing; internal light soaking; closed loop/zero discharge studies; cadmium metal recycling; optimization of waste systems;