SMQIE: The shower max QIE chip

PDF Version Also Available for Download.

Description

A QIE-like full-custom chip has been designed by members of the Fermilab PPD/ETT/ES Group as well as members of the CDF/Shower Max Group. This chip contains two channels each with an eight range QIE front end capable of handling charges from roughly 12 fC to roughly 100 pC. Each channel also contains a five-bit flash A-to-D converter, a 38 stage deep FIFO for level 1 trigger delay and storage for holding selected time slices. It communicates with the outside world via LVDS-like differential signals. This chip utilizes a 1.2mm double-metal, double-polysilicon process with a vertical NPN transistor option. It has ... continued below

Physical Description

531 Kilobytes

Creation Information

Hoff, James R. June 2, 1999.

Context

This report is part of the collection entitled: Office of Scientific & Technical Information Technical Reports and was provided by UNT Libraries Government Documents Department to Digital Library, a digital repository hosted by the UNT Libraries. More information about this report can be viewed below.

Who

People and organizations associated with either the creation of this report or its content.

Sponsor

Publisher

Provided By

UNT Libraries Government Documents Department

Serving as both a federal and a state depository library, the UNT Libraries Government Documents Department maintains millions of items in a variety of formats. The department is a member of the FDLP Content Partnerships Program and an Affiliated Archive of the National Archives.

Contact Us

What

Descriptive information to help identify this report. Follow the links below to find similar items on the Digital Library.

Description

A QIE-like full-custom chip has been designed by members of the Fermilab PPD/ETT/ES Group as well as members of the CDF/Shower Max Group. This chip contains two channels each with an eight range QIE front end capable of handling charges from roughly 12 fC to roughly 100 pC. Each channel also contains a five-bit flash A-to-D converter, a 38 stage deep FIFO for level 1 trigger delay and storage for holding selected time slices. It communicates with the outside world via LVDS-like differential signals. This chip utilizes a 1.2mm double-metal, double-polysilicon process with a vertical NPN transistor option. It has been prototyped using ORBIT Semiconductor�s Foresight program. As of this writing, it has been submitted to Super Tex (new owner of the ORBIT fabrication facility) for fabrication. However, it has not yet returned from fabrication.

Physical Description

531 Kilobytes

Subjects

Keywords

STI Subject Categories

Language

Item Type

Identifier

Unique identifying numbers for this report in the Digital Library or other systems.

  • Other: DE00007116
  • Report No.: FERMILAB-TM-2075
  • Grant Number: AC02-76CH03000
  • DOI: 10.2172/7116 | External Link
  • Office of Scientific & Technical Information Report Number: 7116
  • Archival Resource Key: ark:/67531/metadc712079

Collections

This report is part of the following collection of related materials.

Office of Scientific & Technical Information Technical Reports

What responsibilities do I have when using this report?

When

Dates and time periods associated with this report.

Creation Date

  • June 2, 1999

Added to The UNT Digital Library

  • Sept. 12, 2015, 6:31 a.m.

Description Last Updated

  • April 18, 2016, 2:48 p.m.

Usage Statistics

When was this report last used?

Yesterday: 0
Past 30 days: 0
Total Uses: 7

Interact With This Report

Here are some suggestions for what to do next.

Start Reading

PDF Version Also Available for Download.

Citations, Rights, Re-Use

Hoff, James R. SMQIE: The shower max QIE chip, report, June 2, 1999; Batavia, Illinois. (digital.library.unt.edu/ark:/67531/metadc712079/: accessed August 16, 2017), University of North Texas Libraries, Digital Library, digital.library.unt.edu; crediting UNT Libraries Government Documents Department.