EFFECTIVE PASSIVATION OF THE LOW RESISTIVITY SiSurface } by a Rapid Thermal Oxide/PECVD Silicon Nitride Stack and Its Application to Passivated Rear and Bifacial Si Solar Cells

A. Rohatgi\textsuperscript{1}, S. Narasimha\textsuperscript{1}, and D.S. Ruby\textsuperscript{2}

\textsuperscript{1}University Center for Excellence in Photovoltaics Research and Education
Department of Electrical and Computer Engineering, Georgia Tech, Atlanta, GA 30332-0250
\textsuperscript{2}Sandia National Laboratories, Albuquerque, NM 87185-0752

ABSTRACT: A novel stack passivation scheme, in which plasma silicon nitride (SiN) is stacked on top of a rapid thermal SiO\textsubscript{2} (RTO) layer, is developed to attain a surface recombination velocity (S) approaching 10 cm/s at the 1.3 Ω-cm p-type (100) silicon surface. Such low S is achieved by the stack even when the RTO and SiN films individually yield considerably poorer surface passivation. Critical to achieving low S by the stack is the use of a short, moderate temperature anneal (in this study 730°C for 30 seconds) after film growth and deposition. This anneal is believed to enhance the release and delivery of atomic hydrogen from the SiN film to the Si-SiO\textsubscript{2} interface, thereby reducing the density of interface traps at the surface. Compatibility with this post-deposition anneal makes the stack passivation scheme attractive for cost-effective solar cell production since a similar anneal is required to fire screen-printed contacts. Application of the stack to passivated rear screen-printed solar cells has resulted in $V_{oc}$'s of 641 mV and 633 mV on 0.65 Ω-cm and 1.3 Ω-cm FZ Si substrates, respectively. These $V_{oc}$ values are roughly 20 mV higher than for cells with untreated, highly recombinative back surfaces. The stack passivation has also been used to form fully screen-printed bifacial solar cells which exhibit rear-illuminated efficiency as high as 11.6% with a single layer AR coating.

Keywords: Surface passivation-1: Rapid thermal oxide-2: Plasma silicon nitride-3: Bifacial solar cells-4

1. INTRODUCTION

The back surface recombination velocity ($S_b$) is a key loss component in Si solar cells. One way to reduce $S_b$ is to implement an Al-BSF in the device design [1]. This structure is effective, but the stresses imparted to the Si substrate during Al-BSF formation can preclude application to thin wafers. Process-induced stress can be virtually eliminated by employing a passivated rear structure (Fig. 1) in which the rear side metallization covers only a small fraction of the surface area. In addition to reducing process-induced stress, this structure is well suited for bifacial operation since the rear surface is transparent to incoming light. However, in order to take advantage of this structural feature and attain a significant power output, the passivation at the rear surface must be effective.

The essential feature of the stack passivation scheme is its ability to withstand moderate temperature annealing (700-800°C) without any degradation in S. In fact, the stack relies on such thermal treatment to achieve low S values. This novel method is used to fabricate passivated rear and bifacial screen printed solar cells. The finished devices are characterized so that the impact of the fractional metal coverage on $S_b$ can be deduced. Model calculations are performed to demonstrate that the stack can be successfully applied to thin substrates without sacrificing performance.

2. $S_b$ REQUIREMENTS FOR PASSIVATED REAR AND BIFACIAL SOLAR CELLS

Before discussing the passivation methodology, it is instructive to quantify the $S_b$ levels required for effective passivated rear and bifacial solar cells. A commonly used figure of merit to describe bifacial devices is the ratio of rear efficiency to front efficiency, or similarly rear $J_{sc}$ to front $J_{sc}$. For effective bifacial performance, these ratios must approach or exceed 0.70.

Fig. 2 shows the simulated efficiency of an n$^+$p solar cell illuminated by the AM1.5G spectrum from the front and rear. For $S_b$ values higher than 2x10\textsuperscript{3} cm/s, the rear performance is negligible and $J_{sc}(\text{rear})/J_{sc}(\text{front})<0.30$. As $S_b$ goes below 10\textsuperscript{3} cm/s, the back response begins to show marked improvement. When $S_b$ goes below 500 cm/s, the rear performance becomes significant and $J_{sc}(\text{rear})/J_{sc}(\text{front})>0.70$. At these $S_b$ levels, the power boost supplied from the rear side is appreciable. In Fig. 2, the total output power is plotted as a function of $S_b$ for a device with 20% (of 1-sun) rear illumination. Under these conditions, and
This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.
DISCLAIMER

Portions of this document may be illegible electronic image products. Images are produced from the best available original document.
Fig. 2. Impact of $S_b$ on passivated rear solar cell performance.

for $S_b$ values below 500 cm/s, the bifacial power output per unit area is enhanced by 15-20% over a conventional non-bifacial cell design.

It is important to note that the $S_b$ in Fig. 2 represents the cumulative recombination at the Si/dielectric interface and at the Si/metal contact. The metal contact will increase $S_b$ above the value measured at the Si/dielectric interface alone. Therefore, an ideal passivation scheme should achieve $S$ values at the Si/dielectric interface which are *significantly lower* than the requirements in Fig. 2. In this study, $S$ values of less than 50 cm/s are targeted for film passivation.

3. QUANTITATIVE ASSESSMENT OF SURFACE PASSIVATION BY RTO/SiN STACK

The passivation quality of SiN, RTO, and an RTO/SiN stack were compared. The substrate materials used were 0.65 and 1.3 $\Omega$-cm FZ Si. The surfaces were chemically polished, not mirror polished. All SiN films were deposited in a direct, high-frequency (13.5 MHz), parallel-plate reactor at 300°C. The RTOs were grown in a rapid thermal processing (RTP) unit at 900°C in 2 minutes. Ensuing thermal treatments (simulating contact firing) were carried out in a three-zone beltline furnace in which the “hotzone” temperature and time were fixed at 730°C and 30 sec. The passivation quality of each scheme was monitored by the transient photoconductance decay (PCD) technique. The effective lifetimes measured by PCD were converted to $S$ values using a conventional analysis method [2]. In this paper, all $S$ values are calculated assuming an infinite minority carrier lifetime in the substrate. The resulting $S$ values are therefore maximum or “worst-case” limits.

The passivation quality of an RTO alone is shown in Fig. 3 for a growth temperature of 900°C. The as-grown oxide results in $S$ higher than 10,000 cm/s which can be reduced to approximately 100 cm/s by a forming gas anneal (FGA) treatment at 400°C. However, the ensuing 730°C beltline anneal degrades the interface quality and increases $S$ above 3000 cm/s.

A similar trend is observed here for the SiN film alone (also Fig. 3). The as-deposited SiN results in $S$ greater than 10,000 cm/s which can be reduced to approximately 200 cm/s by an ensuing anneal in forming gas at 400°C. Again, the 730°C beltline treatment degrades the interface quality and increases $S$ by approximately one order of magnitude.

Clearly, these two treatments (RTO alone or PECVD SiN alone) are not compatible with screen-printing requirements since neither can withstand a contact firing cycle without a significant increase in $S$. On the contrary, annealing the RTO/SiN stack actually enhances the passivation quality. The stepwise effect of stacking PECVD SiN on top of the RTO layer and then annealing at 730°C is shown in Fig. 4. The $S$ value attained after the final beltline anneal (Step 3) is clearly superior to RTO growth (Step 1) or SiN deposition on top of the oxide layer (Step 2). The 730°C anneal is believed to enhance the release and delivery of atomic hydrogen from the SiN film to the Si-SiO$_2$ interface, thus reducing the density of states at the surface. Maximum $S$ values of 11 cm/s and 20 cm/s are achieved by the stack passivation at the 1.3 $\Omega$-cm and 0.65 $\Omega$-cm p-type surfaces, respectively. These are among the lowest $S$ values ever reported for solid film passivation of the low-resistivity Si surface.

Also evident in Fig. 4 is the weak injection level dependence of $S$ within the measurement range ($10^{14}$-10$^{15}$ cm$^{-3}$). This behavior is quite different than that reported for the highest quality remote SiN films where $S$ increases by a factor of 5 as the injection level falls from 10$^{12}$ to 10$^{14}$ cm$^{-3}$[3].

The initial RTO growth temperature is observed to have an effect on the final $S$ value of the annealed stack. For an 850°C RTO growth, final $S$ values of $\approx 40$ cm/s are
achieved on 1.3 Ω-cm Si after the 730°C beltline anneal. This is approximately a factor 3 higher than for the 900°C RTO growth.

4. ANALYSIS OF REAR CONTACT PASTE

With the development of the stack passivation scheme, the cell structure shown in Fig. 1 can potentially be achieved with the simple 5-step process sequence given in Table 1.

However, in order to attain an operational device, the contact resistance at the back must be low. This requirement is complicated by two factors: 1) usually the substrate doping level is low (<3x10^{16} cm^{-3}) which may create a barrier to current flow, and 2) the printed lines must physically punch through the SiN layer before reaching the Si surface. Both of these requirements need to be satisfied in the same cycle used to fire the front contacts. Hence, the use of an appropriate rear contact conductor paste is critical to proper device operation.

Two types of conductor paste (Ferro Corp.) were investigated for application to the rear surface. The first was a pure Al paste, and the second was an Ag paste containing a small fraction of Al additive. Contact resistance was monitored as a function of substrate resistivity and surface condition (bare surface versus SiN covered surface). The pastes were printed and fired in a beltline furnace using the standard 730°C front contact firing cycle. The measurement results are shown in Fig. 5.

In all cases, the contact resistance decreases with substrate resistivity. The lowest contact resistance values were measured for the Al paste fired on bare Si (ρ_S<5mΩ-cm^2 on 0.65 Ω-cm Si). However, this Al process is not successful when the SiN layer is present. This SiN layer acts as a barrier to Al alloying with the underlying Si lattice. As a result, the Al features printed on SiN can be easily “wiped” away after the firing process. Thus, use of Al does not seem feasible in a 730°C (co-fire) punch-through process.

The results are different for the Ag paste. Printing and firing this material on bare Si results in a slightly higher contact resistance (ρ_S=10 mΩ-cm^2 on 0.65 Ω-cm Si) than pure Al. More importantly, however, is the ability of the Ag paste to successfully punch-through the SiN layer. This punch-through ability is aided by the glass frit content in the Ag paste which helps to etch through the SiN layer. Additionally, Ag particles sinter together effectively to form well defined, low-resistivity line structures which exhibit good adherence to the substrate.

The resulting contact resistance for the Ag punch-through process (ρ_S=27 mΩ-cm^2 on 0.65 Ω-cm Si) is higher than for the other cases shown in Fig. 5, but it is still within appropriate limits for device application. Model calculations show that for a metal coverage of 8%, ρ_S values of 30 mΩ-cm^2 can be tolerated without suffering from excess resistive loss.

5. SOLAR CELL FORMATION

Passivated rear solar were fabricated on 0.65 Ω-cm and 1.2 Ω-cm FZ Si as well as 0.8 Ω-cm CZ grown by Siemens Corporation. The cell process outlined in Table 1 was implemented. (Prior to the diffusion, the rear surface of the wafers were masked with a plasma SiO2 layer grown at low temperature. This mask was removed prior to the RTO growth.) The gridline spacing of both front and rear contacts was maintained at 2.5 mm. The results of the fabrication are shown in Table 2. For comparison, the performance of cells which lack an effective back surface treatment are also listed. In all cases, the V_m's for the passivated rear cells are significantly higher than for those formed with highly recombinative back contacts. This clearly demonstrates the ability of the stack passivation to lower S_p.

Bifacial solar cells were formed on the 0.65 Ω-cm FZ Si. The SiN layer used for the stack passivation also served as AR coating to both sides. The results of this initial fabrication are shown in Table 3. To date, this rear efficiency of 11.6% is the highest reported for a fully screen-printed n^+-p bifacial solar cell. The ratio of the rear J_m to front J_m is 0.75.

6. CELL CHARACTERIZATION AND ANALYSIS

It is important to extract the true S_P for the bifacial cell. As previously discussed, this parameter is a combination of the recombination activity at the dielectric/Si interface and the metal gridline/Si interface. For the present device, the rear metal coverage fraction is 8.3%. As such, S_eff for the device is expected to be considerably higher than the S value measured for the stack passivating layer alone, which approaches 20 cm/s at the 0.65 Ω-cm Si surface. A combination of rear internal
quantum efficiency measurements (IQE) and solar cell simulation (shown in Fig. 6) reveals that the device experiences an $S_b$ of 340 cm/s, which is approximately a factor of 17 higher than the S value of the stack alone. The 8.3% metal area coverage is to a great extent increasing the effective recombination at the rear side of the device. In spite of this effect, screen-printed device $V_{oc}$ levels of 640 mV indicate that the passivation scheme is still effective.

Again, the primary goal of this study is to demonstrate a passivation scheme which can be applied to thin cells without suffering from increased recombination losses. However, as the rear surface is brought closer to the collecting junction, the effects of $S_b$ on device performance become more pronounced. If the $S_b$ is high, then reducing the substrate thickness will lower cell performance. If $S_b$ is low, then the cell performance will remain the same (or possibly improve) when the thickness is reduced. In this section, model simulations are performed to predict the effect of reducing substrate thickness for the rear passivated device ($S_b$ of 340 cm/s or 0.65 $\Omega$-cm Si). PC1D-4 was used for the simulations. All of the primary input parameters (emitter profile and $S_b_{front}$) were gathered from appropriate measurements. The results in Fig. 7 show that for the high $S_b$ case (10 cm/s, representative of a full metal coverage surface), the $V_{oc}$ response falls sharply as the substrate thickness is reduced. However, the simulation for the stack passivation with 8.3% metal coverage ($S_{cm}$ of 340 cm/s) shows that the cell thickness can be reduced without any $V_{oc}$ degradation.

Also shown in Fig. 7 are $V_{oc}$ responses for devices with mid-range $S_b$ values. In a previous study, we showed that screen-printed Al-BSFs on 2.3 $\Omega$-cm Si result in $S_b$ values of 200 cm/s and 1000 cm/s when alloyed at 850°C in an RTP unit or beltline, respectively. For 0.65 $\Omega$-cm Si, these $S_b$ values translate to 800 cm/s (RTP) and 3500 cm/s (beltline) due to the doping level difference. These $S_b$ values have been used for the calculations shown in Fig. 7. Two points are evident from the results. First of all, for 0.65 $\Omega$-cm Si, the stack passivation results in the highest $V_{oc}$ levels. Second, stack passivated cells show a greater ability to retain $V_{oc}$ as the substrate thickness is reduced.

7. CONCLUSIONS

A novel stack passivation scheme (consisting of RTO and SiN) has been developed which can attain $S$ values approaching 10 cm/s at the 1.3 $\Omega$-cm Si surface. The stack has been applied to rear passivated and bifacial screen-printed solar cells. Front and rear illuminated efficiencies of 16.6% and 11.6%, respectively, have been demonstrated on 0.65 $\Omega$-cm Si. Device $S_b$ values of 340 cm/s were measured for cells with 8.3% rear metallization coverage. It is clear that higher performance could be attained if a more precise (less coverage) contact scheme was devised.

ACKNOWLEDGMENT

This work was supported by Sandia National Labs and Subcontract No. AO-6162 and NREL under Subcontract No. XD-2-11004-2.
