Loop Transformations for Performance and Message Latency Hiding in Parallel Object-Oriented Frameworks

Federico Bassetti
Kei Davis
Dan Quinlan

1998 International Conference on Parallel and Distributed Processing Techniques and Applications
Las Vegas, Nevada
July 13–16, 1998

DISTRIBUTION OF THIS DOCUMENT IS UNLIMITED

Los Alamos National Laboratory

Los Alamos National Laboratory, an affirmative action/equal opportunity employer, is operated by the University of California for the U.S. Department of Energy under contract W-7405-ENG-36. By acceptance of this article, the publisher recognizes that the U.S. Government retains a nonexclusive, royalty-free license to publish or reproduce the published form of this contribution, or to allow others to do so, for U.S. Government purposes. Los Alamos National Laboratory requests that the publisher identify this article as work performed under the auspices of the U.S. Department of Energy. The Los Alamos National Laboratory strongly supports academic freedom and a researcher's right to publish; as an institution, however, the Laboratory does not endorse the viewpoint of a publication or guarantee its technical correctness.
DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.
DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.
Loop Transformations for Performance and Message Latency
Hiding in Parallel Object-Oriented Frameworks
(Extended Abstract)

Federico Bassetti, Kei Davis, and Dan Quinlan
Scientific Computing Group CIC-19
Computing, Information, and Communications Division
Los Alamos NM, 87545, USA
Tel: (505) 667-7492, Fax: (505) 667-1126
{fede,kei,dquinlan}@lanl.gov

Keywords: object-oriented frameworks, caching, message scheduling, parallel data distribution.

Abstract
Application codes reliably achieve performance far less than the advertised capabilities of existing architectures, and this problem is worsening with increasingly-parallel machines. For large-scale numerical applications, stencil operations are often impose the greater part of the computational cost, and the primary sources of inefficiency are the costs of message passing and poor cache utilization. This paper proposes and demonstrates optimizations for stencil and stencil-like computations for both serial and parallel environments that ameliorate these sources of inefficiency.

Additionally, we argue that when stencil-like computations are encoded at a high level using object-oriented parallel array class libraries these optimizations, which are beyond the capability of compilers, may be automated.

1 Introduction
Current initiatives in design and deployment of parallel supercomputers seek performance of one teraflop (ASCI Blue Mountain, ASCI Red, ASCI Blue Pacific); the next generation 30 teraflops; the next 100 teraflops. While the current machines, as designed, are in principle capable of significant performance, realized performance can be only a few percent of maximum theoretically sustainable performance. Achieving this maximum performance presumes the absence of a number of performance impediments, primarily: access of memory other than L1 (typically on-CPU) cache, that is, access to L2 cache, main memory, and in the case of distributed shared memory (DSM), e.g. ASCI Blue Mountain, remote main memory; and secondly, whether DSM or distributed memory, inter-processor communication. (We note that at this scale of parallelism, uniform-access shared memory is not practical.) Any realistic parallel application will require the use of main memory and inter-processor communication. Thus to maximize performance the goal is to minimize these overheads. Related, as will be shown, is the development of software to simplify both the development of large practical applications and simultaneously simplify the optimization of such applications.

Our investigations are driven by the need to realize good performance from large-scale parallel object-oriented numerical frameworks such as OVERTURE\textsuperscript{1} [1], the performance of which is heav-

\textsuperscript{1}OVERTURE is available from http://www.c3.lanl.gov/cic19/teams/napc/napc.shtml
ily impacted by that of the underlying parallel object-oriented array class library A++/P++\(^2\). It has become clear that optimization of A++/P++ itself is insufficient; its use must also be optimized. This paper focuses on stencil-like computations because of their importance in numerical computation and their corresponding impact on performance on our parallel applications.

The optimization techniques described are language- and library-independent, but we will argue that in the context of array-class libraries such as A++/P++ that such optimization may be automated, much as a compiler performs lower-level optimizations. Much current work is devoted to this automation process, though this is not the subject of this paper.

### 2 Parallel Stencil Operations

The numerical algorithms used for solving partial differential equations (PDEs) are rich with stencil-based computational kernels. In most cases these impose the dominant computational cost of a numerical application. In the solution of PDEs both second- and fourth-order methods are commonly used with stencil widths of three and five, respectively; higher order methods are also used with correspondingly greater stencil widths. In numerical applications, and especially those with complex geometry, the distinguishing characteristic of stencil-like operations is the evaluation of expressions in which the operands are all of the elements within a given ‘radius’ of a given element of a single array. For example, a three-dimensional array and radius of two gives rise to 125 \(((1+2+2)^3)\) operands. In our applications scaling of the array operands (coefficients) is required because of the geometry of the grids on which the computation is performed.

In this paper Jacobi relaxation is used as a canonical example, using a two-dimensional array and a five-point stencil (diagonal elements are excluded). Such computations appear as parts of more sophisticated algorithms as well, such as multigrid methods. A single iteration or sweep of the stencil computation is of the form

\[
\text{for (int } i=1; i \neq I-1; i++)
\text{ for (int } j=1; j \neq J-1; j++)
A[i][j] = w1*B[i-1][j] + w2*B[i+1][j] + w3*B[i][j-1] + w4*B[i][j+1]
\]

where A and B are dimensioned \([0..I,0..J]\). Typically several passes are made, with A and B swapping roles to avoid copying.

In a parallel environment the arrays are typically distributed across multiple processors; we take as a concrete case \(I=J=100\), with both arrays distributed along one dimension over two processors, conceptually \(A[0..99,0..49]\) on one, \(A[0..99,50..99]\) on the second, and similarly for B. In practice to avoid communication overhead for calculations near the boundaries of the segments of the the arrays, space is traded for time by creating *ghost boundaries*—read-only sections of the other processor’s segment of the array. In this case, with stencil radius one, one processor stores \(A[0..99,0..50]\), the other \(A[0..99,49..99]\), and similarly for B. \(j\) ranges from 1 to 49 on the first processor and 50 to 98 on the second. Thus a single pass of the stencil operation over each half may be performed without any communication. After each pass inter-processor communication is required: \(A[0..99,49]\) on the first processor is copied to \(A[0..99,49]\) on the second processor, and \(A[0..99,50]\) on the second processor is copies to \(A[0..99,50]\) on the first. This generalizes easily to more dimensions, more processors, and division of the arrays along more than one axis. It should be clear that in the parallel environment the communication phase at the end of each iteration over array data is required for correctness and that the adjacent processor’s data must be received before the subsequent iteration.

The equivalent A++/P++ array statement is simply:

\(^2\) A++/P++ is available from http://www.c3.lanl.gov/cic19/teams/napc/napc.shtml
\[ A(I,J) = W1 \cdot B(I-1,J) + W2 \cdot B(I+1,J) + W3 \cdot B(I,J-1) + W4 \cdot B(I,J+1); \]

In this form the array statement uses the P++ parallel array class library to encapsulate the parallelism and hide the message passing. While the transformations we will detail are general, it is the array class library where we target for such optimizations.

3 Reducing Communication Overhead

Tests on a variety of multiprocessor configurations, including networks of workstations, shared memory, DSM, and distributed memory, show that the cost (in time) of passing a message of size \( N \), cache effects aside, is accurately modeled by the function \( L + CN \), where \( L \) is a constant per-message latency, and \( C \) is a cost per word. This suggests that message aggregation—lumping several messages into one—can improve performance.³

In the context of stencil-like operations, message aggregation may be achieved by widening the ghost cell widths. In detail, if the ghost cell width is increased to three, using \( A \) and \( B \) as defined before, \( A[0..99,0..52] \) resides on the first processor and \( A[0..99,48..99] \) on the second. To preserve the semantics of the stencil operation the second index on the first processor is 1 to 51 on the first pass, 1 to 50 on the second pass, and 1 to 49 on the third pass, and similarly on the second processor. Following three passes, three columns of \( A \) on the first processor must be updated from the second, and vice versa. This pattern of access is diagrammed in Figure 1.

![Figure 1: Pattern of access and message passing for ghost boundary width three.](image)

Clearly there is a tradeoff of computation for communication overhead. In real-world applications the arrays are often numerous but small, with communication time exceeding computation time, and the constant time \( L \) of a message exceeding the linear time \( CN \). Experimental results for a range of problem sizes and number of processors is given in Figure 2.

³Cache effects are important but are ignored within such simple models.
Additional gains may be obtained by using asynchronous (non-blocking) message passing, which allows computation to overlap communication. Here the computation involving the ghost boundaries and adjacent columns is performed first, communication initiated, then interior calculations performed. Widening the ghost boundaries and so allowing multiple passes over the arrays without communication decreases the ratio of communication time to computation time; when reduced to one or less communication time is almost entirely hidden.

4 Loop Transformations for Exploiting Cache

In modern architectures access to cache memory is typically many times faster than to main memory; the tradeoff (given constant dollar cost) is speed for size. Single array computations often require space greater than cache size, even when distributed over multiple processors (at some point increasingly distributing data increases communication cost beyond the gains of increased processing power and available caches). For stencil-like computations in which entire arrays are swept over repeatedly, if the array or working set of arrays exceeds the size of cache a thrashing effect occurs.

We first present this transformation as a simple loop exchange that many compilers currently perform, wherein

```c
for (int n=0; n != N; n++)
    for (int i=0; i != I; i++)
        for (int j=0; j != J; j++)
            A[i][j] = B[i][j];
```

becomes

```c
for (int i=0; i != I; i += BLOCK_I)
```
for (int j=0; j != J; j += BLOCK_J)
for (int n=0; n != N; n++)
  for (int x=0; x != BLOCK_I; x++)
    for (int y=0; y != BLOCK_J; y++)
      \[A[i+x][j+y] = B[i+x][j+y];\]

In other words, compilers can fragment repeated operations on large segments of arrays into smaller segments that are cache-resident over several iterations. Such a transformation relies critically on the absence of data-dependence, which does not hold for stencil computations.

Increasing ghost cell width to allow multiple passes without communication or copying enables blocking—breaking up the array on a single processor such that each piece fits in cache. Multiple passes are then made on entirely cache-resident blocks, so that the cache misses associated with the initial load of the array(s) are amortized over all iterations. In the parallel case this benefit is in addition to the benefits of message aggregation. Experimental results are shown in Table 1.

<table>
<thead>
<tr>
<th>Code</th>
<th>size</th>
<th>Iterations</th>
<th>Cycles</th>
<th>Loads</th>
<th>Stores</th>
<th>H1</th>
<th>H2</th>
<th>Hm</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>1000</td>
<td>10</td>
<td>110000000</td>
<td>50237700</td>
<td>19932500</td>
<td>0.989</td>
<td>0.834</td>
<td>0.165897</td>
</tr>
<tr>
<td>NB</td>
<td>1000</td>
<td>10</td>
<td>580000000</td>
<td>49830300</td>
<td>19920300</td>
<td>0.856</td>
<td>0.751</td>
<td>0.248975</td>
</tr>
<tr>
<td>B</td>
<td>1000</td>
<td>100</td>
<td>892817000</td>
<td>502319000</td>
<td>199269000</td>
<td>0.996</td>
<td>0.947</td>
<td>0.052415</td>
</tr>
<tr>
<td>NB</td>
<td>1000</td>
<td>100</td>
<td>585870000</td>
<td>498293000</td>
<td>199201000</td>
<td>0.856</td>
<td>0.750</td>
<td>0.249505</td>
</tr>
<tr>
<td>B</td>
<td>200</td>
<td>10</td>
<td>3573410</td>
<td>1979660</td>
<td>784816</td>
<td>0.988</td>
<td>0.997</td>
<td>0.002194</td>
</tr>
<tr>
<td>NB</td>
<td>200</td>
<td>10</td>
<td>5268710</td>
<td>1961460</td>
<td>784305</td>
<td>0.853</td>
<td>0.999</td>
<td>0.000143</td>
</tr>
<tr>
<td>B</td>
<td>200</td>
<td>100</td>
<td>34312800</td>
<td>19784000</td>
<td>7843790</td>
<td>0.995</td>
<td>0.999</td>
<td>0.000482</td>
</tr>
<tr>
<td>NB</td>
<td>200</td>
<td>100</td>
<td>52409200</td>
<td>19605000</td>
<td>7841300</td>
<td>0.855</td>
<td>0.999</td>
<td>0.000008</td>
</tr>
<tr>
<td>B</td>
<td>50</td>
<td>10</td>
<td>235242</td>
<td>118309</td>
<td>46381</td>
<td>0.989</td>
<td>0.999</td>
<td>0.000566</td>
</tr>
<tr>
<td>NB</td>
<td>50</td>
<td>10</td>
<td>264745</td>
<td>116247</td>
<td>46305</td>
<td>0.947</td>
<td>0.999</td>
<td>0.000085</td>
</tr>
<tr>
<td>B</td>
<td>50</td>
<td>100</td>
<td>2234740</td>
<td>1173820</td>
<td>461461</td>
<td>0.995</td>
<td>0.999</td>
<td>0.000433</td>
</tr>
<tr>
<td>NB</td>
<td>50</td>
<td>100</td>
<td>2563220</td>
<td>1153960</td>
<td>461295</td>
<td>0.930</td>
<td>0.999</td>
<td>0.000026</td>
</tr>
</tbody>
</table>

Table 1: Data was collected on a MIPS R10000 with a 2MB L2 cache. The particular problem sizes are representative of problems that, respectively, fit in L1, fit in L2, and are larger than L2. The number of iterations is varied so that the amount of reuse is varied. Cycles, loads, and stores were measured using hardware counters. H1, H2, and Hm represent the hit ratios for each level of memory present on this architecture. L1 and L2 misses were also measured using hardware counters. Here B denotes blocking, NB non-blocking.

5 Automating Optimization

The optimizations discussed are language-independent. Conceptually they are also architecture-independent, though in practice architectural details such as cache size, cache speed relative to main memory speed (made more complex with multi-level caches or distributed shared memory), communication latency and bandwidth, and details of cache lines must be known to ‘tune’ the optimizations to a particular machine. Thus maintaining both good performance and portability is problematic. Conceivably, application codes could be sufficiently parameterized by compile-time or run-time parameters to allow tuning for a particular machine or architecture; the cost in software complexity (and likely correctness) would in general be great.

In the context of parallel object-oriented array class libraries we are developing a different solution, the optimizing preprocessor ROSE\(^4\), which takes as input and produces as output C++

\(^4\)ROSE++ Web Site: http://www.c3.lanl.gov/ROSE/
code. This approach is practically possible because the preprocessor is hardwired with (and in time will be parameterized by) information about the array class library semantics; this information could not be reasonably determined or acted upon by a compiler. Importantly, because the preprocessor is semantics-preserving, its use is optional.

6 Conclusions

For stencil-like codes we have demonstrated optimizations that significantly reduce the two greatest sources of inefficiency in parallel environments: message-passing latency and poor cache utilization.

The justification for the use of object-oriented frameworks has traditionally been to provide for faster development of more portable applications, accepting the loss of performance relative to carefully crafted and tuned lower-level, but machine-specific, code. We have argued that in addition to the recognized benefits, use of object-oriented numerical frameworks makes practicable, in the form of a preprocessor, automatic optimization that could not be performed by a compiler.

NOTE: The final paper will include more results from the analysis of the transformation already discussed, results from the analysis of the asynchronous message passing performance, the pre-computing and passing of the boundary data within each processor and so overlapping the computation of the interior data with communication. Additionally, results will be given for a number of different architectures.

References
