Comparison of Techniques for Bonding VCSELs Directly to ICs

Rui Pu, E.M. Hayes, C.W. Wilmsen
Dept. of Electrical Engineering, Colorado State University, Fort Collins, CO 80523 USA
K.D. Choquette, H.Q. Hou and K.M. Geib
Sandia National Laboratories, Albuquerque, NM 87185 USA

Abstract
This paper reports the successful bonding of 8 x 8 and 4 x 4 VCSEL arrays to Si CMOS and GaAs MESFET integrated circuits and to GaAs substrates. Three different bonding techniques are demonstrated and their electrical, optical and mechanical characteristics are compared. All three techniques remove the substrate from the VCSEL wafer, leaving individual VCSELs bonded directly to locations within the integrated circuit.

I. Introduction
VCSEL based smart pixel arrays are very desirable for parallel optoelectronic processing and board to board interconnection since they can overcome the electrical interconnect bandwidth bottleneck. The integration of VCSELs with foundry fabricated integrated circuits is the key technology required to fabricate the smart pixels. For large arrays, the VCSELs need to be bonded directly to the pixels. This has the advantage of low parasitic capacitance, better optical alignment and higher scalability. There have been a number of previous reports of techniques for bonding VCSELs to integrated circuits and other substrates. Pu et al. were the first to report the bonding of an array of VCSELs directly to a foundry fabricated integrated circuits [1]. The 8 x 8 array was bonded using a co-planar flip chip bonding process. More recently, Krishnamoorthy et al. reported bonding a 2 x 10 array of 970nm VCSELs to a CMOS chip [2]. This was also a co-planar bonding process, however the substrate was not removed and the VCSELs emitted through the GaAs substrate. Both of these co-planar techniques were based on previous work on the bonding of SEED arrays [3,4]. Matsuo et al. [5] bonded a VCSEL wafer to a silicon substrate with polyimide, removed the VCSEL substrate and processed the wafer in to individual VCSELs. Maracas and coworker [6,7] used a probe transfer technique to place individual VCSELs on a CMOS chip and Smith and coworkers [8] used a fluidic self-alignment technique. These earlier reports showed that VCSELs were robust and could be transferred to another substrate without significant change in electrical/optical characteristics. McLaren et al. [9] reported the thermosonic bonding of an 8 x 8 array to a fused quartz substrate which enabled the VCSEL output to be viewed through the transparent quartz. 90μm square bonding pads on a 250μm pitch were used and the substrate was not removed.

This paper reports three techniques for bonding arrays of individual VCSELs to integrated circuits. The optical and electrical measurements of these bonded structures are measured and results compared with each other and those reported by other research groups.

II. General Fabrication Considerations
Designing a process for bonding VCSELs directly to locations embedded in an integrated circuit requires making several fundamental fabrication decisions, such as 1) whether or not to remove the VCSEL substrate, 2) the method of current confinement in the VCSELs, 3) the wafer design and 4) the general bonding concept. These design decisions should be based on the specifications for speed of operation, thermal and electrical resistance, robustness of the bonding, the number and difficulty of the process steps and the scalability of the process. For the research presented here, scalability of the process to ≥ 1000 VCSELs was considered the most important design specification [10]. Since VCSELs are high speed devices [11], the design of the VCSEL driver circuit appears to be the frequency limiting factor and new driver designs are eliminating this problem [2,12]. The other specifications appear to be more a function of the bonding technique and thus scalability to large size appears to be the primary limiting factor..
DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, make any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.
DISCLAIMER

 Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.
We have chosen to investigate bonding techniques that remove the substrate leaving individual VCSELs bonded to specific locations in the integrated circuit. Removing the substrate has the primary advantage of avoiding the stress that results from joining two large dissimilar chips with multiple bonds. This stress can cause bonding failure and even crack the chips [13]. In addition the problem of covering photodetectors monolithically integrated on the electronic chip is also avoided.

Three basic bonding concepts using substrate removal are reported in this paper. All three concepts resulted in operational VCSELs bonded to either foundry fabricated integrated circuit chips or GaAs substrates. The VCSEL wafer design used in the research reported here is similar to that of a standard \( \lambda = 850 \text{nm} \) VCSEL wafer, except the n-mirror has fewer layers than the p-mirror. This allows emission from the bottom side of the VCSEL stack after substrate removal. The VCSEL wafer also has an AlAs stop etch layer between the VCSEL stack and the substrate. The VCSELs used in this type of bonding process can be of a standard oxide or proton implantation defined design or have an air post structure. Electrical confinement by ion implantation requires the proton implantation energy to be increased over that required for top emitting VCSELs since the p-mirror is more highly reflecting and hence thicker than the n-mirror. It is also not desirable to proton implant the VCSELs from the n-mirror side after bonding and substrate removal, since the non-planar surface makes it difficult to pattern small apertures. Thus, we have chosen to use oxide confinement since it appears to be best suited for the present integrated bonding techniques and generally results in a lower threshold current. On the other hand, if the bonding process requires bonding the VCSELs to the chips before oxidation, then degradation of the VCSEL to electronic chip bonds may occur due to heating the structure to 420°C in an oxidizing atmosphere. Obtaining a smooth surface after substrate removal is also required for lasing. We have found that PA solution \((\text{H}_2\text{O}_2;\text{NH}_4\text{OH})\) spray etch provides an extremely good selectivity at the AlAs etch stop layer and consequently a very smooth top emitting surface. It has been suggested that several smoothing layers maybe needed in order to obtain a good lasing surface [6], however we have found that these layers are not necessary.

All of the optical/electrical results reported here were obtained from VCSELs bonded in 4 x 4 or 8 x 8 arrays with a 250\(\mu\)m pitch, i.e. a density of 1600 VCSELs/cm\(^2\). All of the VCSELs in each array were tested and 50 to 90\% of the VCSELs showed good characteristics. The cause of the failed VCSELs appears to be poor contact between the VCSEL and electronic chip because of the non-parallelism between the VCSEL and electronic chip introduced by the mask aligner used to attach the two chips. Thé use of specialize bonding equipment should lead to a much higher bonding yield, even with much larger arrays. Improved metallurgy should also increase the yield. The bonding pads for all of the VCSELs were 30\(\mu\)m x 30\(\mu\)m.

III. Fabrication techniques

A. Co-planar flip chip bonding

The coplanar bonding process is illustrated in Figure 1 and an SEM photomicrograph of bonded VCSELs to an GaAs chip in Figure 2. The oxide confined VCSELs were fabricated by dry etching the device mesa down to the n-mirror and wet oxidizing the confinement layers. After the etch, the wafer surface has 4-5 \(\mu\)m steps which decrease the resolution of photolithography. Fortunately only a few micrometer resolution is required to fabricate the VCSELs and thus the photolithographic resolution is not a critical issue. The p- and n-contacts were then deposited and annealed, and a Au post was electroplated on the n-contact to a height approximately level with the p-contact. The accuracy of the electroplated Au must be controlled within 0.1\(\mu\)m, otherwise the bonding process has a low yield. Additional Au posts are electroplated on both n- and p-contacts in order to enhance the bonding. Another mesa surrounding this structure was then formed by dry etching down to the substrate as illustrated in Figure 1 in order to allow separation of the VCSELs when the substrate is removed by etching.
Since the bonding pads of foundry fabricated ICs are Al, Ti/Au/InSn was deposited onto these pads in order to form a strong bond with the VCSEL chip. The flip-chip bonding of the VCSELs was accomplished by mounting the VCSEL and pixel chip onto separate glass plates with crystal bond, aligning them in a mask aligner using IR and then bonding the two chips together with pressure. After the alignment, the unit is transferred to a hot plate and heated to 180°C for 15min which melts the InSn and forms a eutectic with the Au pad. After the bonding, epoxy is wicked in between the chips to enhance the robustness of the structure and protect the pixel chip from attack by the subsequent polish and selective etch used to remove the GaAs substrate. This process leaves free standing VCSEL mesas bonded to the electronic chip as shown for a GaAs chip in Figure 2 and 0.5μm CMOS chip in Figure 3.

Figure 3 shows a 4 x 4 array of VCSELs bonded to a CMOS transmitter chip with nine of the VCSELs turned on. Although this structure does not appear robust, the VCSELs operated for several months in the laboratory with $I_{th}$ as low as 2.4mA and $V_{th} = 2.1V$. This demonstrates that this technology is workable without sacrificing the fundamental characteristics of the VCSELs.

The VCSEL/CMOS bonded chips were composed of a 4 x 4 array of electrically driven pixels. Each pixel contained a four stage CMOS voltage amplifier and an NMOS single stage current driver with a parallel pre-biasing transistor. The CMOS chips were fabricated with 0.5μm design rules by Hewlett Packard through the MOSIS Foundry Service. The VCSEL/MESFET bonded chips were 8 x 8 arrays of pixels with each pixel composed of three MSM photodetectors, an XNOR gate, an AND gate and a four stage VCSEL driver. The pixels performed the logic required for a database filtering system. The GaAs MESFET chips were fabricated by Vitesse through the MOSIS Foundry Service.
B. Top-Bottom contact bonding

The top-bottom contact bonding process is illustrated in figure 4. This process is simpler than co-planar flip chip bonding since the coplanar electroplating is not necessary and only one mesa etch is required. The simple square shape of the VCSEL mesa also makes the structure more robust. Depositing the p-contacts is the first step in the process followed by electroplating Au posts. The VCSEL mesas were then isolated by dry etching into the substrate and oxide confinement formed by heating in steam at 430°C. The metalization were carried out before the etching, because these VCSEL mesas are about 9um high which reduces the resolution of the photolithography. Ti/Pt/Au were used for the p-contact instead of Ti/Au. Pt serves as a diffusion barrier to prevent Au diffusing deeply into the device during the 430°C oxidization. The electroplated Au post also protects the ohmic contact from the corrosive environment. An additional Au-post on the pixel chip was electroplated in order to facilitate the formation of the top contact.

![Fig.4. Schematic of top-bottom contacts structure](image)

![Fig.5. SEM Photomicrograph of VCSEL’s top-bottom contacts bonded to a GaAs chip](image)

The bonding and substrate removal process is similar to that used in the coplanar flip chip, except the bonding alignment is not as critical, because there is only one solder bonding pad for each VCSEL. Furthermore, there is no co-planar height accuracy problem. Thus, higher bonding yield can be expected. After substrate removal, the epoxy, which covers the top of the Au-posts on the pixel chip, was removed with plasma etching. Then, the n-contacts of the VCSELs and the contact trace between the VCSEL n-contact and the Au-posts of the pixel chip were deposited and annealed. The surface metal serves as a mask for the epoxy plasma etch. The epoxy between the VCSEL and the Au-post is left to support the top contact metalization.

Figure 5 illustrates part of an 8 x 8 array of VCSELS bonded by this technique to a GaAs substrate. These VCSELS had ~ 0.7mW of output power and low resistance and threshold current.

C. Top-top contacts bonding

Another approach to attaching individual VCSELS to an electronic chip is to "glue" the entire wafer, VCSEL layers face down, on to the electronic wafer using an non-conducting material such as epoxy or polyimide [5] as shown in Figure 6. The non-conductive bonding material should be able to withstand the 430°C oxidation temperature and have low shrinkage after curing, otherwise the very thin epitaxial layer will be distorted by the bonding material. The processing begins by attaching the VCSEL wafer with epoxy, removing the substrate from the wafer, depositing the n-contacts and then dry etching down to the p-mirror forming an array of 40μm x 40μm mesas. These mesas are not as tall as those of the co-planar flip chip structure because the n-mirror is thinner than the p-mirror. P-contacts were then deposited and isolation mesas were wet etched. The epoxy served as an wet etch stop layer and was removed with a plasma etch. After the mesas were oxidized to form the electrical confinement, polyimide was employed to cover these separated VCSEL mesas and to better hold them in place. Then the polyimide was patterned and gold traces were evaporated and electroplated.
to connect the p- and n-contacts to their corresponding bonding pads on the pixel chip. The polyimide planarizes the surface and the etched sidewalls are 45°, thus there is no step coverage problem. The resolution of photolithography is limited by the non-parallelism of the epitaxial layer after it is bonded on the electric chip.

Figure 7 illustrates part of an 8 x 8 array of VCSELs bonded to a GaAs substrate. Individual VCSELs in this array produced up to 7mW of optical power although the resistance and $V_{th}$ for these VCSELs is somewhat higher than for the other bonding techniques. This is in part due to the large 20μm aperture.

**Fig 6. Schematic of non-conductive bonding structure**

**Fig 7. SEM Photomicrograph of VCSEL's top-contacts bonded to a GaAs chip**

**IV. Measured Electrical and Optical Results**

Typical V-I and L-I characteristics were obtained from all of the bonded VCSELs. >50% of the VCSELs lased with good characteristics, i.e. they had a sharp lasing threshold, high output power and reasonably low threshold current/voltage. Typical values (there was only a small variation on a given chip) for the three bonding techniques of the present research are listed in Table I along with published values for bonded VCSELs from other research groups. Also listed are data from a package Honeywell commercial product and VCSELs from standard (non flip-chip) VCSEL arrays. In comparing the results listed in Table I, one must take into account the difference in aperture, since $I_{th}$ and $P_{out}$ increase with aperture size while the series resistance decreases [15]. In addition, different wafers and electrical confinement were used. In reality, what we want to evaluate is the bonding techniques and the effect bonding has on VCSEL performance and not the performance of the VCSEL itself. Comparing the VCSEL characteristics before and after bonding would provide the most information and would be the best method of evaluation. However, this is not possible for our techniques since our VCSELs are bottom emitting and thus the substrate has to be removed before the measurements can be made. The series resistance and $V_{th}$ can be used to evaluate the bonding. Table I shows that these parameters for our VCSELs are in the same range as reported for bonded VCSELs by other groups. These values can be improved by the addition of intracavity contact layers. It is also observed that series resistance of all of the flip-chip bonded VCSELs shown in the table are much higher (50-200Ω) than the standard/commercial VCSELs (20-32Ω) and the $V_{th}$ of the bonded VCSELs is also usually higher. There several possible causes for the higher values for the bonded VCSELs: 1) The VCSEL wafers for flip chip bonding were not designed properly to reduce the contact/mirror resistance, 2) The ohmic contacts were not annealed properly, 3) The contact metallurgy is introducing a voltage drop/resistance due to the oxidation of one or more of the metal layers or 4) The bonding metal are introducing a junction. This is an area of research for all types of flip chip bonding of VCSELs.

Preliminary measurements of the bonded VCSEL capacitance gave a value of ~3pF at 1 MHz and zero bias. The value of the parasitic capacitance added by the flip chip bonding could not be obtained, but it appears to be very small.

In reviewing all of the parameters for the three bonding techniques of the present paper, it is seen that there is wide variation. This is due in large part to the use of three different VCSEL wafers and significantly different apertures. Thus, it is not possible to determine which is the best technique based on the present data.
We are presently fabricating all three structures from the same wafer with the same aperture formed to the same size at the same time. This should provide a more definitive answer to the question of “best”.

Table I. Comparison of the electrical characteristics of the three bonding technique with those of other researchers.

<table>
<thead>
<tr>
<th>Group</th>
<th>Resistance, Ω</th>
<th>$I_{th}$, mA</th>
<th>$V_{th}$, V</th>
<th>Aperture, μm - $P_{out}$, mW</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pu [1] Colorado State</td>
<td>90Ω</td>
<td>3.8mA</td>
<td>2.1V</td>
<td>14μm – 3.1mW</td>
</tr>
<tr>
<td>• co-planar</td>
<td>50</td>
<td>0.8</td>
<td>1.5</td>
<td>6 – 0.7</td>
</tr>
<tr>
<td>• top-bottom</td>
<td>120</td>
<td>4.8</td>
<td>3.4</td>
<td>20 – 7</td>
</tr>
<tr>
<td>Kishnamoorthy [2] Lucent</td>
<td>150</td>
<td>0.9-1.0</td>
<td>1.4-1.5</td>
<td>? – 5</td>
</tr>
<tr>
<td>Matsuo [5] NTT</td>
<td>70</td>
<td>3.5</td>
<td>2.3</td>
<td>15 – 1.2</td>
</tr>
<tr>
<td>Maracas [6,7] Arizona State</td>
<td>90</td>
<td>5.5-6.4</td>
<td>3</td>
<td>40 – 1</td>
</tr>
<tr>
<td>McLaren [9] Univ. Colorado</td>
<td>200</td>
<td>1.5</td>
<td>1.9</td>
<td>? - &gt;0.4</td>
</tr>
<tr>
<td>Smith [8] UC Berkeley</td>
<td>70</td>
<td>30</td>
<td>17</td>
<td>40 – 0.03</td>
</tr>
<tr>
<td>Morgan [14] Honeywell (Proton implanted)</td>
<td>29</td>
<td>2.7</td>
<td>1.55</td>
<td>? - 8</td>
</tr>
<tr>
<td>Choquette [15] Sandia (Oxide confined)</td>
<td>32</td>
<td>4</td>
<td>2.0</td>
<td>14 - 5</td>
</tr>
<tr>
<td>Honeywell Product HFE 4080-321</td>
<td>20</td>
<td>3.8</td>
<td>1.5</td>
<td>? - 5</td>
</tr>
</tbody>
</table>

V. Processing and Mechanical Characteristics

All of the bonding techniques require many processing step, some of which are simple and routine while others are difficult and can limit the yield of the array. In discussing these difficult processing steps and the quality of the bonds, it must be realized that what is difficult for a university lab, may be simple for an industrial production line. Also, the work presented here is based on a limited number of process runs and thus the processes have not been optimized.

Table II summarizes some characteristics of the three bonding techniques. The difficulties listed in the table indicate which of the processing steps require special attention, however, none of the techniques have processing difficulties that can not be sufficiently mitigated to allow the fabrication of large arrays with high yield. Probably the most important processing consideration is to make sure that the processing does not degrade the performance of the VCSELs and the electronic chip to which they are bonded. It would seem that oxidation at high temperature after metalization should be avoided if possible since it could lead to higher series resistance, although the top-bottom contact bonding technique had the lowest measured series resistance and $V_{th}$ of the three techniques.

With regard to thermal resistance, all three of the bonding techniques and those of refs 2 and 5 should have somewhat higher resistance since the VCSELs have been etched into mesas which reduces the lateral heat flow [17]. Of the three, the co-planar flip chip bonded VCSELs should have the lowest thermal resistance since both contacts are solder bonded to the electronic chip and metal is an excellent thermal conductor. However,
the thermal resistance depends on bonding quality, i.e. the presents of an oxide or the lack of contact over the whole bonding pad. The top-top contact bonding technique should have the largest thermal resistance due to the non-conductive bonding material.

Table II. Comparison of three VCSEL bonding techniques.

<table>
<thead>
<tr>
<th>Structure</th>
<th>Processing difficulties</th>
<th>Thermal resistance</th>
<th>Robustness</th>
</tr>
</thead>
<tbody>
<tr>
<td>Co-planar flip chip</td>
<td>• Accurate height of the electroplated Au posts</td>
<td>Similar to unbonded VCSELS</td>
<td>Thin wafer protruding out from the surface</td>
</tr>
<tr>
<td></td>
<td>• Need to carefully handle after bonding</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Top-bottom contacts</td>
<td>• Oxidation after contact metal deposition</td>
<td>Similar to unbonded VCSELS</td>
<td>Can be surrounded with epoxy</td>
</tr>
<tr>
<td>Top-top contacts</td>
<td>• Metal step coverage</td>
<td>Could be high due to the high resistance of polyimide/epoxy</td>
<td>Large mesa “glued” to the electronic chip</td>
</tr>
</tbody>
</table>

Table II provides a qualitative description of the robustness of the bonding structures. The top-top bonding appears to be the most robust since the VCSELS are attached across a large area whereas the co-planar structure has the thin p-mirror layers supported 10 to 20μm above the contacting bonds. And thus, while all of these hybrid structures require careful handling, more care must be provided for the co-planar bonded VCSELS.

V. Summary

It has been shown that VCSEL arrays with good lasing characteristics can be bonded to electronic chips by three different techniques. The VCSEL characteristics of the three techniques show that the series resistance and Vth are comparable with previously reported bonding results but higher that than for unbonded VCSELS. Although the bonding qualities need further investigation to lead these techniques into practice, the techniques have the potential to make large optoelectronic arrays and maintain the high quality of VCSELS.

Acknowledgment: This project was founded in part by NSF Grant ECD9015120 and NSF/ERC Grant #9485502.

References

Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy under Contract DE-AC04-94AL85000.