Development of a Parallelization Strategy for the VARIANT Code

by

U.R. Hanebutte, H.S. Khalil, G. Palmiotti

Reactor Analysis Division
Argonne National Laboratory
Argonne, IL 60439

and

M. Tatsumi

Department of Nuclear Engineering
Osaka University
2-1, Yamadaoka, Suita, Japan

*Work supported by the U.S. Department of Energy, Nuclear Energy Programs under Contract W-31-109-ENG-38
DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, make any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.
DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.
Development of a Parallelization Strategy for the VARIANT Code

U.R. Hanebutte, H.S. Khalil, G. Palmiotti

Reactor Analysis Division
Argonne National Laboratory
Argonne, IL 60439

and

M. Tatsumi

Department of Nuclear Engineering
Osaka University
2-1, Yamadaoka, Suita, Japan

The VARIANT code solves the multigroup steady-state neutron diffusion and transport equation in three-dimensional Cartesian and hexagonal geometries using the variational nodal method. VARIANT consists of four major parts that must be executed sequentially: input handling, calculation of response matrices, solution algorithm (i.e. inner-outer iteration), and output of results. Within a single outer-iteration, odd-even sweeps are performed along the z-direction combined with an n-color iteration scheme for each x-y plane. The outer-iteration may be accelerated by a coarse mesh rebalance (CMR) procedure, which is performed after each outer-iteration step.

The objective of the parallelization effort was to reduce the overall computing time by distributing the work of the two computationally intensive (sequential) tasks, the coupling coefficient calculation and the iterative solver, equally among a group of processors. Further, the parallelization strategy must ensure that the convergence properties of the iterative solver are not affected by the parallelization. Another objective was to preserve the original form (including data structure) of the code. Dependent on the given problem, either the coupling coefficient calculation or the iterative solver requires most of the computing time. To obtain maximum efficiency, the number of processors applied in the two parallel tasks should be allowed to differ. Due to the two-cyclic iteration scheme, an odd/even pair of planes is assigned to one processor. Typically, the parallel VARIANT code may utilize up to a few tens of processors. Examples of alternative, massively parallel response matrix algorithms can be found in Ref.34.

A single program multiple data (SPMD) implementation for the parallel VARIANT is obtained by introducing two control-matrices which control the parallel execution of the coefficient calculation and the iterative solver. Each entry of the control-matrix denotes the processor which is responsible for the task associated with the entry. During an initialization step the mapping between processors and tasks is performed, taking into account load balance and communication patterns which minimize message passing overhead. Identical control-matrices are generated on each processor. The coefficient calculations are then performed in parallel as follows. Each processor executes the entire loop over all unique node types. However, only the node types indicated by the control-matrix as being under its responsibility are actually calculated on this processor. For all other node types the complex coefficient calculations are skipped. A data exchange step follows the computation of the coefficients in which each processor obtains the...
non-locally computed coefficient data required for its part of the iterative solver. The parallel execution of the iterative solver is orchestrated in a similar fashion.

The parallel implementation of VARIANT is based on the Message Passing Interface (MPI) standard\textsuperscript{5}. To date, we have successfully installed and used the parallel VARIANT code on several architectures including the 128 processing node IBM SPx Superc~mputer\textsuperscript{6,7}, and heterogeneous networks of Sun and IBM/RS6000 workstations.

Performance studies have been carried out for several published benchmark problems on the IBM SPx system at Argonne National Laboratory. For brevity, only results for an EBR-II 3D hexagonal-z benchmark\textsuperscript{1} (Table 1) are given here. The EBR-II problem contains 24 unique nodes, 14 axial planes and 9 energy groups. In the coupling coefficients calculation, data swapping between primary and secondary memory (core-to-disk) occurs due to the large memory requirement, which decreases the efficiency. Utilizing CMR acceleration, the iterative solver performs 17 outer iterations with 70 inner iterations for each outer iteration. The 14-axial node structure of the benchmark guarantees only perfect load balance during the solver stage for parallel execution on 7 processors. The communication costs for both parallel tasks are functions of the frequency and the size of the message exchange. For the first parallel task, an all-to-all data exchange of the calculated node coefficients represents an upper limit for the messages count. The number of message exchanges in the parallel solver is directly related to the number of performed inner iterations. To determine the message sizes for the various data exchanges, one may note the following. To store the coefficients for a unique node type requires 21,632 bytes and 1,392 bytes are needed to transmit the outgoing axial currents at one interface (i.e. between an odd and an even plane).

The performance analysis on the IBM SPx system shows good efficiency for well-load-balanced problems. Even for relatively small problem sizes, respectable efficiencies are seen for the SPx. A higher degree of parallelism can be achieved by assigning a group of processors rather than a single processor to the n-color iteration scheme for each plane. This extension will be addressed in future work.

References


Table 1: Performance of the EBR-II Hexagonal-Z 3D Benchmark on the IBM SPx

<table>
<thead>
<tr>
<th>Number of Processors</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Coef. Calculation (s)</td>
<td>131.04</td>
<td>68.13</td>
<td>47.92</td>
<td>42.27</td>
<td>34.52</td>
<td>28.53</td>
</tr>
<tr>
<td>Speed Up Factor</td>
<td>1.92</td>
<td>2.73</td>
<td>3.10</td>
<td>3.80</td>
<td>4.59</td>
<td></td>
</tr>
<tr>
<td>Efficiency (%)</td>
<td>96.2</td>
<td>91.2</td>
<td>77.5</td>
<td>75.9</td>
<td>65.6</td>
<td></td>
</tr>
<tr>
<td>Solver (s)</td>
<td>836.55</td>
<td>485.48</td>
<td>377.43</td>
<td>289.21</td>
<td>261.05</td>
<td>144.34</td>
</tr>
<tr>
<td>Speed Up Factor</td>
<td>1.71</td>
<td>2.22</td>
<td>2.89</td>
<td>3.20</td>
<td>5.80</td>
<td></td>
</tr>
<tr>
<td>Efficiency (%)</td>
<td>86.2</td>
<td>73.9</td>
<td>72.3</td>
<td>64.1</td>
<td>82.8</td>
<td></td>
</tr>
<tr>
<td>Coef. + Solver (s)</td>
<td>967.59</td>
<td>553.61</td>
<td>425.35</td>
<td>331.48</td>
<td>295.57</td>
<td>172.87</td>
</tr>
<tr>
<td>Speed Up Factor</td>
<td>1.75</td>
<td>2.27</td>
<td>2.92</td>
<td>3.27</td>
<td>5.60</td>
<td></td>
</tr>
<tr>
<td>Efficiency (%)</td>
<td>87.4</td>
<td>75.8</td>
<td>73.0</td>
<td>65.5</td>
<td>80.0</td>
<td></td>
</tr>
<tr>
<td>Total VARIANT (s)</td>
<td>1008.3</td>
<td>593.94</td>
<td>470.57</td>
<td>372.76</td>
<td>332.51</td>
<td>216.97</td>
</tr>
<tr>
<td>Speed Up Factor</td>
<td>1.70</td>
<td>2.14</td>
<td>2.70</td>
<td>3.03</td>
<td>4.65</td>
<td></td>
</tr>
<tr>
<td>Efficiency (%)</td>
<td>84.9</td>
<td>71.4</td>
<td>67.6</td>
<td>60.6</td>
<td>66.4</td>
<td></td>
</tr>
</tbody>
</table>

Speed Up = time (1 processor) / time (N processors)
Efficiency = Speed Up / Number of processors *100%