RADECS '95 (Invited Paper)

# FAST AND SLOW BORDER TRAPS IN MOS DEVICES

D. M. Fleetwood Sandia National Laboratories, Dept. 1332, Albuquerque, NM 87185-1083 USA

#### Abstract

Convergent lines of evidence are reviewed which show that near-interfacial oxide traps (border traps) that exchange charge with the Si can strongly affect the performance, radiation response, and long-term reliability of MOS devices. Observable effects of border traps include capacitance-voltage (C-V) hysteresis, enhanced 1/f noise, compensation of trapped holes, and increased thermally stimulated current in MOS capacitors. Effects of fast (switching times between ~ 10<sup>-6</sup> s and 1 s) and slow (switching times greater than ~ 1 s) border traps have been resolved via a dual-transistor technique. In conjunction with studies of MOS electrical response, electron paramagnetic resonance and spin dependent recombination studies suggest that different types of E' defects (trivalent Si centers in SiO<sub>2</sub> associated with O vacancies) can function as border traps in MOS devices exposed to ionizing radiation or high-field stress. Hydrogen-related centers may also be border traps.

#### I. Defect Location and Electrical Response

Defects at or near the Si/SiO2 interface communicate with the Si over a wide range of time scales. For example, a relatively large amount of 1/f noise is commonly observed in MOS devices [1-3], as illustrated in Fig. 1. On the time scale of the noise measurements, 0.01 - 1 s, the defects responsible for the noise are nearinterfacial oxide traps that exchange charge with the Si [1-4]; that is, "border traps." If there were no border traps, there would be much less noise in this frequency range [3,4]. Border traps with similar time constants have also been identified in AC conductance measurements [5], and in frequency-dependent charge-pumping studies [6-9]. Because defects exchange charge with the Si over a wide distribution of times, the traditional Deal committee nomenclature [10] used to describe MOS electrical response in terms of oxide traps (presumed not to exchange charge with the Si during typical electrical measurements) and interface traps is often inadequate to provide a complete description of MOS electrical response [11,12].

One possible modification to the Deal nomenclature that separates terms referring to the defect location from

terms used to describe the electrical response is illustrated in Fig. 2 [12]. The physical location of the defects is shown in Fig. 2(a), where the extent of the hatched region in which border traps are found is determined by the time scale of the measurements. The slower the measurement, the more time traps in the oxide have to exchange charge with the Si. This determines whether their charge states are fixed during electrical measurements, or whether their charge states can switch, as illustrated in Fig. 2(b). For example, during a typical set of MOS subthreshold current-voltage measurements, the measuring time is on the order of a few seconds. If the charge exchange between the Si and the border traps occurs via tunneling, the hatched region of the oxide in which oxide traps function as switching states is ~ 2.5 nm in Fig. 2 [11-13]. For consistency, the nomenclature of Fig. 2 will be used in this review, though some results were presented using different (equivalent) terminologies when originally published.




Figure 1: Noise power vs. frequency for an unirradiated nMOS transistor with a 45-nm oxide. The gate length is 3  $\mu$ m, and width is 16  $\mu$ m. The spikes at 60 Hz and harmonics are extraneous pick-up, and are neglected in analysis of 1/f noise spectra. (After Ref. [2].)

That defects located within the oxide can sometimes communicate very rapidly with the Si is illustrated in Fig. 3. Here we show spin-dependent-recombination experiments at GHz frequencies performed on irradiated hard and soft oxides by Jupina and Lenahan [14]. In addition to the P<sub>b0</sub> center due to interface traps that was expected, they also found a signal due to an E' center, which is an oxide trap [14,15]. This reinforces the point





Figure 2: Schematic illustration of defects in MOS devices. Border traps are near-interfacial oxide traps that exchange charge with the Si during the measurements. (After Refs. [11,12].)






Figure 3:  $P_{b0}$  and E' spin dependent recombination (SDR) spectra for MOSFETs with hard or soft 37-nm oxides exposed to 5 Mrad(SiO<sub>2</sub>) Co-60 irradiation at +5 V. The SDR measurement frequency was ~ 9.5 GHz. (After Ref. [14]; reprinted by permission.)

that one cannot always presume that defects that communicate with the Si during fast electrical measurements are interface traps. Time-resolving methods and/or techniques sensitive to defect microstructure are required to determine whether "switching states" in a given study are interface or border traps [11,12,16].

# II. C-V Hysteresis

The Deal committee nomenclature notwithstanding, it has long been recognized that the "slow states" re-

sponsible for C-V hysteresis are oxide traps. This is one measure of the effective density of border traps with charge exchange times greater than or equal to ~ 1 s. An example of C-V hysteresis is provided in Fig. 4 for irradiated MOS capacitors; similar hysteresis due to border traps is also observed for capacitors subjected to high-field stress [17]. The asterisks are the C-V curves swept from accumulation to inversion; the triangles are the curves from inversion to accumulation; and the dots (lower peaked curve) are the differences in capacitance between the forward and reverse curves, which is proportional to the border-trap energy distribution [16,17].




Figure 4: High-frequency C-V curves at a ramp rate of 0.5 V/s for 0.0013 cm<sup>2</sup> n-substrate capacitors with 17-nm thermal oxides irradiated to 2 Mrad(SiO<sub>2</sub>) with 10-keV x rays at +4 V. (After Ref. [17].)

The effects of changing the ramp rate during the high-frequency C-V measurement on the measured C-V hysteresis are shown in Fig. 5 for a different type of device. Slowing the ramp rate allows defects further from the interface to exchange charge with the Si during the sweep. The linear increase of the hysteresis voltage with the logarithmic decrease in ramp time is consistent with border traps communicating with the Si via tunneling or thermally activated processes [5,6,13,16,18].

Figure 6 shows a correlation between the C-V hysteresis and  $E_\gamma$ ' center density measured via electron paramagnetic resonance (EPR) in hole-injected oxides that had received a high-temperature  $N_2$  anneal to increase their oxygen vacancy density [19]. The increase in C-V hysteresis, attributed to border traps, exactly mirrors the increase in  $E_\gamma$ ' center density. This suggests that  $E_\gamma$ ' centers can function as slow border traps. The unusual increase in border-trap and  $E_\gamma$ ' density with anneal time is due to the conversion of  $E_\delta$ ' centers, which are metastable bulk oxide traps, into  $E_\gamma$ ' centers [19]. Some  $E_\gamma$ ' centers act as bulk oxide traps. Others, closer to the interface, serve as border traps, though with slower charge exchange times than the SDR-active centers in Fig. 3.

### DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

# **DISCLAIMER**

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.




Figure 5: Hysteresis in C-V midgap-voltage as a function of ramp rate for capacitors with 45-nm soft oxides irradiated to 2 Mrad(SiO<sub>2</sub>) with 10-keV x rays at +5 V bias. (After Ref. [16].)




Figure 6: Density of  $E_{\gamma}'$  centers (left-hand scale) measured via electron paramagnetic resonance and midgap C-V hysteresis (right-hand scale) for oxides injected with  $\sim 6 \times 10^{12} \text{ cm}^{-2}$  holes. Samples were unbiased at room temperature throughout the duration of the anneal. (After Ref. [19].)

# III. Thermally Stimulated Current (TSC)

TSC measurements are useful in determining the total density of trapped positive charge in the oxide and its energy distribution [20,21]. Critical information about the nature of border traps can be determined from Fig. 7, in which the total integrated TSC charge is determined as a function of the bias applied during the TSC measurement. The net oxide-trap charge determined from C-V midgap voltage shifts, Q(CV), is also shown for comparison. For large negative bias, the TSC charge is constant, showing that all of the holes that detrap and transport across the oxide are being counted.

The total TSC charge is much larger than would have been predicted from midgap C-V shifts, in the absence of compensating electrons [20,21]. The fall-off in TSC at smaller negative bias is due to space-charge effects that cause some holes to transport into the Si instead of across the oxide and into the gate, reducing the measured TSC [20]. Finally, very little TSC is observed under positive bias because electrons in border traps cannot overcome the barrier for injection into the bulk of the oxide. Thus, they do not contribute significantly to the TSC [20,22]. Trapped holes near the interface move only a short distance under positive bias before entering the Si, and also do not cause significant TSC [20]. We conclude from Fig. 7 and related TSC experiments that the electrons which compensate the trapped-hole charge are primarily located in border traps that are only present in large densities when holes are trapped in the oxide [12,20-22], and not in bulk electron traps.




Figure 7: TSC charge vs. TSC bias for n-substrate capacitors with 45-nm radiation-hardened oxides, irradiated to 5 Mrad(SiO<sub>2</sub>) with 10-keV x rays. The TSC was measured during a temperature ramp from 20°C to 350°C in 1 h, and the postirradiation TSC was corrected for background sources of leakage. (After Refs. [20,22].)




Figure 8: TSC corrected for background leakage vs. TSC bias for  $0.0013 \text{ cm}^2$  n-substrate capacitors with 17-nm oxides exposed to  $10 \text{ mC/cm}^2$  constant-current Fowler-Nordheim injection. The total trapped hole density was  $\sim 2.7 \times 10^{12} \text{ cm}^{-2}$ , with  $\sim 74\%$  of the holes compensated by electrons in border traps. The sign of the TSC is positive for -4 V bias, and negative for +3 V. (After Ref. [17].)

That the results of Fig. 7 are not unique to ionizing radiation exposure is shown in Fig. 8. Here we show the TSC for capacitors with 17-nm oxides that were subjected to 10 mC/cm<sup>2</sup> constant-current Fowler-Nordheim stress under positive gate bias. For -4 V TSC bias, the current is large and positive, showing that a large number of holes trapped during the high-field stress are emitted and transport across the oxide during the TSC measurements. Moreover, the shape of the curve shows that the energy distribution of holes trapped during high-field stress is similar to that of holes trapped during radiation exposure [17]. Despite the large density of compensating electrons in border traps (~2 x 10<sup>12</sup> cm<sup>-2</sup>), very little TSC is observed under positive bias. So, as for radiation exposure, most of the electrons in the oxide after modest high-field stress are in border traps, and not bulk electron traps [17]. Thus, conclusions drawn about the nature of the predominant border traps in irradiated oxides are likely to apply to oxides subjected to highfield stress as well. This reinforces the importance of border traps to MOS long-term reliability [16,17].

## IV. Fast Border Traps

TSC and C-V hysteresis methods to estimate border-trap densities are primarily sensitive to defects that exchange charge with the Si on time scales greater than ~ 1 s. Faster border traps are not usually distinguishable from interface traps in standard subthreshold currentvoltage (I-V) and C-V techniques [12,23]. However, methods have been developed to take advantage of the fact that border traps, which lie in the oxide, must exchange charge with the Si on a slower time scale than interface traps, which are in direct communication with the Si [5-8,11,13]. For example, a dual-transistor border-trap (DTBT) method has been developed at Sandia that combines fast (~ 1 MHz) charge pumping (CP) and slow (~ 1 Hz) threshold-voltage (Vth) measurements to separate the effects of interface traps and faster border traps [24,25]. During the CP measurements, it is primarily the interface traps that exchange charge with the Si [5-8]. During Vth measurements, interface traps and border traps with time constants between ~ 1 µs and ~ 1 s exchange charge with the Si. The difference between these fast and slow estimates of switching-state density provides a useful estimate of the fast border-trap density [16,24,25].

Figures 9(a) and (b) show values of the bulk oxidetrap charge density ( $\Delta N_{ot}$ ), interface-trap density ( $\Delta N_{it}$ ), and fast border-trap density ( $\Delta N_{bt}$ ) for MOS transistors with hardened 25-nm oxides with two different length-to-width (L/W) ratios. Comparing Figs. 9(a) and (b), it can be seen that border traps are much more significant for the 1.2-µm-long device than the 50-µm-long device. These results are consistent with 1/f noise estimates of border-trap density on the same time scale [24]. This illustrates that transistor geometry can have a large effect on the density of border traps in a given device, perhaps due to differences in the near-interfacial stress. Therefore, it may not be simple to predict MOS radiation response and 1/f noise in submicron devices on the basis of simple scaling laws [26].




Figure 9: Bulk-oxide-trap, interface-trap, and border-trap charge densities vs. dose for MOS transistors with hardened 25-nm oxides irradiated with 10-keV x rays at a bias of 5 V: (a) L/W = 1.2  $\mu$ m/50  $\mu$ m, and (b) L/W = 50  $\mu$ m/50  $\mu$ m. (After Ref. [24].)

DiMaria et al. have also compared charge pumping estimates of  $\Delta N_{it}$  with C-V estimates of the total "switching-state" density  $(N_s)$  in transistors with 24.5 nm oxides subjected to high-field stress [27]. Results are shown in Fig. 10. The C-V estimate, sensitive to both interface traps and border traps, shows a large increase in  $N_s$  at low injected fluence levels that is not present in the CP measurements. This is not observed unless a significant density of net positive charge  $(N_p$ , in Fig. 10) is also present in the oxide. Thus, the work of DiMaria et al. [27] suggests that there are border traps in




Figure 10: Net trapped-positive-charge density  $(N_p)$  and fast and slow switching-state densities  $(N_s)$  estimated via CP and C-V techniques for MOS transistors with 24.5-nm oxides. The decrease in  $N_p$  at large fluences is due to electron trapping at oxide traps created by the high-field stress. (After Ref. [27]; reprinted by permission.)

these stressed oxides, and that the border traps are associated with the trapped holes. Similar defects have been observed by Roh et al. in devices with 67.5 nm oxides subjected to high-field stress [28], and by Weber et al. in CP studies of hot-carrier effects [29]. Thus, dominant border traps in irradiated and stressed oxides are often associated with the presence of trapped positive charge, and it is likely that these are metastable electron traps associated with trapped holes [12].

## V. Switched-Bias Annealing

In Sections III and IV, we discussed electrons in fast and slow border traps associated with trapped holes. Most of the work in the literature on this topic has been associated with attempts to understand the reversibility of the net positive charge in the oxide, and/or interfacetrap densities, after irradiation or high-field stress [12,23,25,30-45]. In the first observation of the reversibility of radiation-induced trapped-positive-charge annealing by Schwank et al., the switching in  $\Delta N_{ot}$  was attributed to electrons filling metastable traps in the near-interfacial oxide region (i. e., border traps) under positive bias, and leaving the traps under negative bias [30]. This picture was focused more sharply by Lelis et al. [34,35], who proposed a microscopic model in which an E, center reversibly exchanges an electron with the Si. It has also been suggested that "anomalous positive charge (APC)," which is a slow donor state that is not associated with trapped holes, may lead to similar switching effects, especially in the absence of a significant density of trapped holes [33,40,42,44].

In a recent study at Sandia, effects of fast border traps on switched-bias annealing response were separated from interface trap effects for the first time [25]. The fast border trap density was estimated via the DTBT method, and the slower border-trap density was estimated from reversibility in "bulk" oxide-trap charge density. One example of these effects is shown in Fig. 11. An important point in Fig. 11 [25] is that fast border traps change less with biased annealing than slow border traps, suggesting they may be different defects, as discussed further below. The reader is directed to Ref. [25] for additional discussion of this and related work.




Figure 11:  $\Delta N_{it}$ ,  $\Delta N_{bt}$ , and  $\Delta N_{ot}$  for MOS transistors with soft 45-nm oxides irradiated with 10-keV x rays to 45 krad(SiO<sub>2</sub>). Devices were annealed at +6 V for 8 weeks at room temperature and 6 weeks at +6 V at 80°C before the anneal bias was switched to -6 V here. The anneal temperature was 80°C. (After Ref. [25].)

#### VI. Border-Trap Models

## A. O-Vacancy Related Defects.

Evidence that the slower border trap in Fig. 11 may be an  $E_{\gamma}'$  center is provided by the C-V hysteresis and EPR measurements of Warren et al. in Fig. 6 above [19]. Moreover, Conley et al. have recently shown that the  $E_{\gamma}'$  density can show a dramatic reversibility similar to that of the net oxide-trap charge [45], as shown in Fig. 12. This strongly reinforces the idea that  $E_{\gamma}'$  centers can serve as slow border traps. The earlier SDR data of Jupina and Lenahan (Fig. 3) also suggest that a type of E' center may also be responsible for the fast border traps [14], though it may not be an  $E_{\gamma}'$  center.

Figure 13 shows a schematic illustration of interface traps and fast and slow border traps based on electrical, EPR, and SDR data reviewed here, as well as much other related work [25]. The interface trap is the well-known P<sub>b</sub> center discussed extensively in the literature [15,36,46,47]. Thus, site (1) in Fig. 6 is a Si dangling




Figure 12:  $E_{\gamma}^{1}$  center density measured via EPR for oxides subjected to alternating negative and positive bias anneals following vacuum ultraviolet hole injection. (After Ref. [45]; reprinted by permission.)




Figure 13: Schematic illustration of interface traps ( $P_{b0}$  defects), and possible fast ( $O_{3-x}Si_xSi_{\bullet}$ ) and slow ( $E_{\gamma}$ ) border traps in  $SiO_2$ . The  $E_{\gamma}$  without Site (3) is a bulk oxide trap. Sites (1) and (2) are amphoteric, and are charged positively at large negative bias and negatively at large positive bias. Site (3) is neutral at large negative bias and negative at large positive bias. (After Ref. [25].)

bond at the interface, which is an amphoteric defect [15,47]. The slow border trap depicted in Fig. 13 is the version discussed by Lelis et al. in 1989, where the defect may be altered by strain near the interface [35,43,45]. The very large electric fields near the interface may also assist in maintaining the dipolar nature of these slow border traps, by inhibiting a stable reformation of the broken bond between the two Si atoms [25]. The model of the  $E_{\gamma}$  defect pictured in Fig. 13 also seems to be consistent with energy level calculations by O'Reilly and Robertson [48] and Chu and Fowler [49].

One candidate for the fast border trap in Fig. 13 is the  $O_{3-x}Si_xSi_{\bullet}$  family of defects [25]. For x = 0, the Si atom above Site 2 in Fig. 6 is surrounded by three O atoms. This is the  $E_s'$  defect [50], which is essentially one half of the  $E_{\gamma}'$  center (see Fig. 13). This center is known to have gap states, which are emphasized by O'Reilly and Robertson to be similar to those of the  $E_{\gamma}'$ 

center [48,51]. For x = 3, the Si atom above Site (2) is surrounded by three Si atoms, forming the D center [52], which is a Si cluster in the oxide that looks very much like a  $P_b$ . So it should not be surprising that such a defect might act like an interface trap, only switching more slowly since it is in the near-interfacial oxide instead of at the interface. Cases for x = 1 or 2 are similar to structures invoked by Poindexter et al. to describe the  $P_{b1}$  center at the (100) Si/SiO<sub>2</sub> interface [53], though this hypothesis remains somewhat controversial.

The  $O_{3-x}Si_xSi_{\bullet}$  family of defects show EPR signals only when neutral. The  $E_s$ ' defect shows a resonance quite similar in line-shape to the  $E_{\gamma}$ ' [50]. Thus, it may be the  $E_s$ ' that was observed by Jupina and Lenahan via SDR in Fig. 3 [14], a technique that should *only* be sensitive to interface traps and the fastest border traps. Before irradiation, it is likely that  $O_{3-x}Si_xSi_{\bullet}$  defects are passivated by H or OH bonds [54,55]. These can be broken by processes similar to those leading to interface-trap formation [36,47]. Thus, just as Si dangling bond defects at the interface can serve as interface traps, Si dangling bond defects distributed into the oxide evidently can function as fast or slow border traps, depending on their distance from the interface.

#### B. H-Related Defects.

Much of the switching response often observed in MOS devices after irradiation or high-field stress [30-45] is similar to classic bias-temperature instabilities in SiO<sub>2</sub>. These are often attributed to the polarization and subsequent decomposition of water near the interface [56], suggesting some reversibility in net oxide- and interface-trap charge may also be due to the motion of charged H-related species—e.g., (OH)<sup>-</sup>, (H<sub>3</sub>O)<sup>+</sup>, and/or H<sup>+</sup>-liberated by bond breaking during irradiation. These may be exchanged between the near-interfacial oxide and near-surface Si during switched-bias anneals. This process is also consistent with the association of hydrogen with APC in many studies [33,37,40,44].

# VII. Conclusions

A wide variety of experimental techniques demonstrate that border traps can significantly affect MOS 1/f noise, radiation response, and long-term reliability. Because different process treatments may be required to optimize the quality of the Si/SiO<sub>2</sub> interface, the near-interfacial region of the oxide in which border traps are found, and the bulk of the oxide, it is important to assess

the relative importance of border traps in the devices of interest. Border traps will be increasingly important in thinner oxides, simply because the number of truly "bulk-like" oxide traps will be reduced [11,13]. For a thin enough oxide (e. g., less than ~ 3-6 nm), all oxide traps will be border traps! Moreover, transistor geometry can significantly affect the density of border traps in a given device [26]. So it may not be simple to predict MOS radiation response and 1/f noise in submicron devices on the basis of simple scaling laws derived from larger devices. Therefore, it will be important to improve our understanding of how best to estimate the densities of border traps in MOS devices, and to mitigate their impact on device electrical response.

#### Acknowledgments

I thank W. L. Warren, P. S. Winokur, M. R. Shaneyfelt, J. R. Schwank, T. L. Meisenheimer, D. J. DiMaria, N. S. Saks, P. E. Dodd, J. F. Conley, P. M. Lenahan, and T. R. Oldham for stimulating discussions; and R. A. Reber, Jr. and L. C. Riewe for experimental assistance. This work was supported in part by the U. S. Department of Energy through Contract No. DE-AC04-94AL85000 and the U. S. Defense Nuclear Agency.

### References

- J. J. Simonne, G. Blasquez, and G. Barbottin, "1/f Noise in MOSFETs," in *Instabilities in Silicon Devices Vol 2: Silicon Passivation and Related Instabilities*, G. Barbottin and A. Vapaille, Eds. Amsterdam: North-Holland, 1989, pp. 639-659.
- T. L. Meisenheimer and D. M. Fleetwood, "Effect of Radiation-Induced Charge on 1/f Noise in MOS Devices," IEEE Trans. Nucl. Sci. 37, 1696 (1990).
- D. M. Fleetwood, W. L. Warren, M. Shaneyfelt, R. Devine, and J. H. Scofield, "Enhanced MOS 1/f Noise due to Near-Interfacial Oxygen Deficiency," J. Non-Cryst. Solids <u>187</u>, 199 (1995).
- D. M. Fleetwood, T. L. Meisenheimer, and J. H. Scofield, "1/f Noise and Radiation Effects in MOS Devices," IEEE Trans. Electron Dev. 41, 1953 (1994).
- M. J. Uren, K. M. Brunson, and A. M. Hodge, "Separation of Two Distinct Fast Interface State Contributions at the (100) Si/SiO<sub>2</sub> Interface Using the Conductance Technique," Appl. Phys. Lett. <u>60</u>, 624 (1992); M. J. Uren, J. M. Ostler, and A. M. Hodge, "Fast and Slow Interface State Distributions on (100) and (111) Si:SiO<sub>2</sub> Surfaces Following Negative Bias Stress," Microelectronic Engineering <u>28</u>, 11 (1995).
- R. E. Paulsen, R. R. Siergiej, M. L. French, and M. H. White, "Observation of Near-Interface Oxide Traps with the Charge-Pumping Technique," IEEE Electron Dev. Lett. 13, 627 (1992).
- R. E. Paulsen and M. H. White, "Theory and Application of Charge Pumping for the Characterization of Si-SiO<sub>2</sub> Interface and Near-Interface Oxide Traps," IEEE Trans. Electron Dev. <u>41</u>, 1213 (1994).

- J. L. Autran, B. Balland, J. P. Vallard, and D. Babot, "Etude par pompage de charge des defauts induits a l'interface Si-SiO<sub>2</sub> par rayonnements ionisants," J. Phys. III 4, 1707 (1994); J. L. Autran, B. Balland, and D. Babot, "3-Level CP Study of Radiation-Induced Defects at Si-SiO<sub>2</sub> Interface in Submicrometer MOS Transistors," J. Non-Cryst. Solids 187, 211 (1995).
- D. S. Ang, C. H. Ling, and Y. T. Yeow, "Study of Hot-Carrier Degradation in Submicrometer LDD nMOSFET's from 1/f Noise and Charge Pumping Current Measurements at Different Temperature Anneals," Microelectronic Engineering 28, 257 (1995).
- B. E. Deal, "Standardized Terminology for Oxide Charges Associated with Thermally Oxidized Silicon," IEEE Trans. Electron Dev. <u>27</u>, 606 (1980).
- D. M. Fleetwood, "Border Traps in MOS Devices," IEEE Trans. Nucl. Sci. 39, 269 (1992).
- D. M. Fleetwood, P. S. Winokur, R. A. Reber, Jr., T. L. Meisenheimer, J. R. Schwank, M. R. Shaneyfelt, and L. C. Riewe, "Effects of Oxide Traps, Interface Traps, and Border Traps on MOS Devices," J. Appl. Phys. 73, 5058 (1993).
- F. B. McLean, H. E. Boesch, Jr., and T. R. Oldham, "Electron-Hole Generation, Transport, and Trapping in SiO<sub>2</sub>," in *Ionizing Radiation Effects in MOS Devices and Circuits*, T. P. Ma and P. V. Dressendorfer, Eds. New York: Wiley, 1989, pp. 87-192.
- M. A. Jupina and P. M. Lenahan, "A Spin Dependent Recombination Study of Radiation Induced Defects At and Near the Si/SiO<sub>2</sub> Interface," IEEE Trans. Nucl. Sci. 36, 1800 (1989).
- 15. P. M. Lenahan and P. Dressendorfer, "Hole Traps and Trivalent Si Centers in MOS Devices," J. Appl. Phys. <u>55</u>, 3495 (1984).
- D. M. Fleetwood, M. R. Shaneyfelt, W. L. Warren, J. R. Schwank, and T. L. Meisenheimer, "Border Traps: Issues for MOS Radiation Response and Long-Term Reliability," Microelectron. & Reliab. 35, 403 (1995).
- D. M. Fleetwood and N. S. Saks, "Oxide, Interface, and Border Traps in Thermal, N<sub>2</sub>O, and N<sub>2</sub>O-Nitrided Oxides," submitted to J. Appl. Phys.
- P. J. McWhorter, S. L. Miller, and W. M. Miller, "Modeling the Anneal of Radiation-Induced Trapped Holes in a Varying Thermal Environment," IEEE Trans. Nucl. Sci. <u>37</u>, 1682 (1990).
- W. L. Warren, M. R. Shaneyfelt, D. M. Fleetwood, J. Schwank,
  P. Winokur, and R. Devine, "Microscopic Nature of Border Traps in MOS Oxides," IEEE Trans. Nucl. Sci. 41, 1817 (1994);
  W. L. Warren, D. M. Fleetwood, M. R. Shaneyfelt, P. Winokur, and R. Devine, "Defect-Defect Hole Transfer and the Identity of Border Traps in SiO<sub>2</sub> Films," Phys. Rev. B 50, 14710 (1994).
- D. M. Fleetwood, R. A. Reber, Jr., and P. S. Winokur, "Effect of Bias on Thermally Stimulated Current (TSC) in Irradiated MOS Devices," IEEE Trans. Nucl. Sci. <u>38</u>, 1066 (1991).
- D. M. Fleetwood, S. L. Miller, R. Reber, P. McWhorter, P. Winokur, M. Shaneyfelt, and J. Schwank, "New Insights into Radiation-Induced Oxide-Trap Charge Through TSC Measurements and Analysis," IEEE Trans. Nucl. Sci. 39, 2192 (1992).
- R. A. Reber, Jr. and D. M. Fleetwood, "TSC Measurements of SiO<sub>2</sub> Defect Density and Energy in Irradiated MOS Capacitors," Rev. Sci. Instrum. 63, 5714 (1992).
- D. M. Fleetwood, M. R. Shaneyfelt, L. C. Riewe, P. S. Winokur, and R. A. Reber, Jr., "The Role of Border Traps in MOS High-Temperature Postirradiation Annealing Response," IEEE Trans. Nucl. Sci. 40, No. 6, 1323 (1993).

- D. M. Fleetwood, M. R. Shaneyfelt, and J. Schwank, "Estimating Oxide-Trap, Interface-Trap, and Border-Trap Charge Densities in MOS Transistors," Appl. Phys. Lett. <u>64</u>, 1965 (1994).
- D. M. Fleetwood, W. L. Warren, J. R. Schwank, P. S. Winokur, M. R. Shaneyfelt, and L. C. Riewe, "Effects of Interface Traps and Border Traps on MOS Postirradiation Annealing Response," IEEE Trans. Nucl. Sci. 42, No. 6 (1995).
- M. R. Shaneyfelt, D. M. Fleetwood, P. S. Winokur, J. R. Schwank, and T. L. Meisenheimer, "Effects of Device Scaling and Geometry on MOS Radiation Hardness Assurance," IEEE Trans. Nucl. Sci. 40, 1678 (1993).
- D. J. DiMaria, D. A. Buchanan, J. H. Stathis, and R. E. Stahlbush, "Interface States Induced by the Presence of Trapped Holes near the Si-SiO<sub>2</sub> Interface," J. Appl. Phys. <u>77</u>, 2032 (1995).
- Y. Roh, L. Trombetta, and D. J. DiMaria, "Interface Traps Induced by Hole Trapping in MOS Devices," J. Non-Cryst. Solids 187, 165 (1995).
- W. Weber, M. Brox, R. Thewes, and N. S. Saks, "Hot-Hole-Induced Negative Oxide Charges in n-MOSFET's," IEEE Trans. Electron Dev. 42, 1473 (1995).
- 30. J. R. Schwank, P. Winokur, P. McWhorter, F. Sexton, P. Dressendorfer, and D. C. Turpin, "Physical Mechanisms Contributing to Device Rebound," IEEE Trans. Nucl. Sci. 31, 1434 (1984).
- 31. M. V. Fischetti, "Generation of Positive Charge in SiO<sub>2</sub> During Avalance and Tunnel Injection," J. Appl. Phys. <u>57</u>, 2860 (1985).
- Y. Nissan-Cohen, J. Shappir, and D. Frohman-Bentchkowsky,
  "Dynamic Model of Trapping-Detrapping in SiO<sub>2</sub>," J. Appl. Phys. 58, 2252 (1985).
- L. P. Trombetta, G. J. Gerardi, D. J. DiMaria, and E. Tierney, "An EPR Study of Electron Injected Oxides in MOS Capacitors," J. Appl. Phys. 64, 2434 (1988).
- A. J. Lelis, H. E. Boesch, Jr., T. R. Oldham, and F. B. McLean, "Reversibility of Trapped-Hole Annealing," IEEE Trans. Nucl. Sci. 35, 1186 (1988).
- A. J. Lelis, T. R. Oldham, H. E. Boesch, Jr. and F. B. McLean, "The Nature of the Trapped Hole Annealing Process," IEEE Trans. Nucl. Sci. 36, 1808 (1989).
- T. R. Oldham, F. B. McLean, H. E. Boesch, Jr., and J. M. McGarrity, "An Overview of Radiation-Induced Interface Traps in MOS Structures," Semicond. Sci. Technol. 4, 986 (1989).
- R. E. Stahlbush, B. J. Mrstik, and R. Lawrence, "Post-Irradiation Behavior of the Interface State Density and the Trapped Positive Charge," IEEE Trans. Nucl. Sci. <u>37</u>, 1641 (1990).
- L. P. Trombetta, F. J. Feigl, and R. J. Zeto, "Positive Charge Generation in MOS Capacitors," J. Appl. Phys. 62, 2512 (1991).
- D. Vuillaume and A. Bravaix, "Charging and Discharging Properties of Electron Traps Created by Hot-Carrier Injections in Gate Oxide of n MOSFET," J. Appl. Phys. <u>73</u>, 2559 (1993).
- 40. R. E. Stahlbush, A. H. Edwards, D. L. Griscom, and B. J. Mrstik, "Post-Irradiation Cracking of H<sub>2</sub> and Formation of Interface States in Irradiated MOSFETs," J. Appl. Phys. <u>73</u>, 658 (1993); R. E. Stahlbush and A. H. Edwards, "Effects of Introducing H<sub>2</sub> into Irradiated MOSFETs from Room Temperature to 250°C," in *The Physics and Chemistry of SiO<sub>2</sub> and the SiO<sub>2</sub> Interface*, eds. C. R. Helms and B. E. Deal (Plenum, New York, 1993), p. 489.

- R. K. Freitag, D. B. Brown, and C. M. Dozier, "Experimental Evidence of Two Species of Radiation Induced Trapped Positive Charge," IEEE Trans. Nucl. Sci. 40, No. 6, 1316 (1993).
- R. K. Freitag, D. B. Brown, and C. M. Dozier, "Evidence for Two Types of Radiation-Induced Trapped Positive Charge," IEEE Trans. Nucl. Sci. 41, 1828 (1994).
- 43. A. J. Lelis and T. R. Oldham, "Time Dependence of Switching Oxide Traps," IEEE Trans. Nucl. Sci. 41, 1835 (1994).
- R. E. Stahlbush, E. Cartier, and D. A. Buchanan, "Anomalous Positive Charge Formation by Atomic Hydrogen Exposure," Microelectronic Engineering 28, 15 (1995).
- 45. J. F. Conley, P. M. Lenahan, A. J. Lelis, and T. R. Oldham, "EPR Evidence for the Structure of a Switching Oxide Trap: Long Term Structural Change at Si Dangling Bond Sites in SiO<sub>2</sub>," Appl. Phys. Lett., to be published (Oct. 9, 1995).
- E. H. Poindexter, "MOS Interface States: Overview and Physicochemical Perspective," Semicond. Sci. Technol. 4, 961 (1989).
- P. S. Winokur, "Radiation-Induced Interface Traps," in *Ionizing Radiation Effects in MOS Devices & Circuits*, edited by T. P. Ma and P. V. Dressendorfer (Wiley, New York, 1989), pp. 193-255.
- 48. E. P. O'Reilly and J. Robertson, "Theory of Defects in Vitreous SiO<sub>2</sub>," Phys. Rev. B <u>27</u>, 3780 (1983).
- A. X. Chu and W. B. Fowler, "Theory of Oxide Defects near the Si-SiO<sub>2</sub> Interface," Phys. Rev. B 41, 5061 (1990).
- W. L. Warren, E. H. Poindexter, M. Offenberg, and W. Muller-Warmuth, "Paramagnetic Point Defects in a-SiO<sub>2</sub> and a-Si<sub>3</sub>N<sub>4</sub> Thin Films: I – a-SiO<sub>2</sub>," J. Electrochem. Soc. <u>139</u>, 872 (1992).
- J. Robertson, "Electronic Structure of Defects in a-SiO<sub>2</sub>," in Physics and Technology of Amorphous SiO<sub>2</sub>, edited by R. A. B. Devine (Plenum Press, New York, 1988), pp. 91-101.
- 52. W. L. Warren, D. M. Fleetwood, M. R. Shaneyfelt, J. R. Schwank, P. S. Winokur, and R. A. B. Devine, "Excess-Si Related Defect Centers in Buried SiO<sub>2</sub> Thin Films," Appl. Phys. Lett. <u>62</u>, 1661 (1993).
- 53. E. H. Poindexter, P. J. Caplan, and G. J. Gerardi, "Chemical and Structural Features of Inherent and Process Induced Defects in Oxidized Si," in *The Physics and Chemistry of SiO<sub>2</sub> and the Si-SiO<sub>2</sub> Interface*, edited by C. R. Helms and B. E. Deal (Plenum, New York, 1988), pp. 299-308.
- 54. A. G. Revesz, "Chemical & Structural Aspects of the Irradiation Behavior of Thin SiO<sub>2</sub> Films on Si," IEEE Trans. Nucl. Sci. <u>24</u>, 2102 (1977).
- 55. C. M. Svennson, "The Defect Structure of the Si-SiO<sub>2</sub> Interface, A Model Based on Trivalent Si and Its Hydrogen Compounds," in *The Physics of SiO<sub>2</sub> and Its Interfaces*, edited by S. T. Pantelides (Pergamon Press, New York, 1978), pp. 328-332.
- E. H. Poindexter, "Chemical Reactions of Hydrogenous Species in the Si/SiO<sub>2</sub> System," J. Non-Cryst. Solids <u>187</u>, 257 (1995).