TITLE: BULK-MEMORY PROCESSOR FOR DATA ACQUISITION

MASTER

AUTHOR(S): R. O. Nelson, D. E. McMillan, J. W. Sunier, M. Meier, and
R. V. Poore

SUBMITTED TO: Topical Conference on Computerized Data
Acquisition in Particle and Nuclear Physics,
Oak Ridge, TN, May 28-30, 1981

DISCLAIMER

This document contains information which may be classified as "Confidential" or "Secret" under the Atomic Energy Act of 1954, as amended. It is the policy of the United States Government to protect such information from unauthorized disclosure. This document is being disseminated for the use of the scientific community. It is the responsibility of the recipient to ensure that this information is not disclosed to unauthorized persons. If you are not an authorized recipient, you should not use, copy, or distribute this information. If you are an authorized recipient, you should handle this information in accordance with the applicable security regulations. If you have any questions, please contact the Los Alamos Scientific Laboratory.

University of California

By acceptance of this article, the publisher recognizes that the U.S. Government retains a nonexclusive, royalty-free license to publish or reproduce the published form of this contribution, or to allow others to do so, for U.S. Government purposes.

The Los Alamos Scientific Laboratory requests that the publisher identify this article as work performed under the auspices of the U.S. Department of Energy.

LOS ALAMOS SCIENTIFIC LABORATORY

Post Office Box 1663 Los Alamos, New Mexico 87545

An Affirmative Action/Equal Opportunity Employer

BULK-MEMORY PROCESSOR FOR DATA ACQUISITION

R. O. Nelson, D. E. McMillan, J. W. Sumier, M. Meier and R. V. Poore

Los Alamos National Laboratory
Los Alamos, New Mexico 87545

ABSTRACT

To meet the diverse needs and data rate requirements at the Van de Graaff and Weapons Neutron Research (WNR) facilities, a bulk memory system has been implemented which includes a fast and flexible processor. This bulk memory processor (BMP) utilizes bit slice and microcode techniques and features a 24 bit wide internal architecture allowing direct addressing of up to 16 megawords of memory and histogramming up to 16 million counts per channel without overflow. The BMP is interfaced to the MOSTEK MK 8000 bulk memory system and to the standard MODCOMP computer I/O bus. Coding for the BMP both at the microcode level and with macro instructions is supported. The generalized data acquisition system¹ has been extended to support the BMP in a manner transparent to the user.

I. INTRODUCTION

In nuclear physics studies with "white" neutron sources one often met with requirements for large data volume. This primarily results from the use of time-of-flight techniques for neutron energy measurements which produce many bits of information characterizing each event. Over the past decade this information was usually handled by forming histograms stored on fast access since large random access memories were prohibitively expensive. Naturally, the event data rates in these systems were low, typically less than 10K events per second.

Recent advances in neutron detector technology (now many two dimensional area detectors), more complex experiments, and the influx of new experiments from condensed matter physics community have increased the pressure for greater data acquisition rates and larger histogramming space. Fortunately, advances in semiconductor technology have provided the random access memories capable of solving both problems at an affordable price. The adaptation of these products to data acquisition is now of wide interest.

II. IMPLEMENTATION OF HARDWARE

In implementing a memory system for use in experimental physics, the first design question should address the possible need for intelligence in the "bulk memory" system. In a simple histogramming environment no such requirement exists. Also, if data rates exceed 1M events per second, little processing is to be possible. But for the broad range of applications often found in the physics laboratory, a processing capability will find use.

The second design question should address the sort of processor which will manage the bulk memory and perform the preprocessing. An obvious option is to incorporate a microprocessor on a chip. The microprocessor approach offers primarily a reduction in the design effort and some flexibility in the choice of processor, but suffers in processor speed. An alternative approach using bipolar microprocessors does yield greater speed and all the flexibility in architecture possible at the expense of greater design effort. As our group supports diverse experimental programs at both a tandem Van de Graaff accelerator and a spallation neutron source at the Weapons Neutron Research facility (WNR), the bit slice design is preferred to insure both speed and flexibility.

Since the bit slice processor is to be used in the CAMAC environment of our laboratories, it is natural to select a matching word width of 24 bits. For histogramming this offers a sufficient width so that overflows can largely be ignored. Furthermore, the 24 bit width allows single word addressing of 16 Megawords of memory.

The AMD 2903, selected as the arithmetic/logic unit (ALU) for the bulk memory processor (BMP), offers standard arithmetic and logic functions plus extended functions to facilitate multiplication, division, sign extension, etc. Furthermore, the architecture of the 2903 allows expansion of the general purpose register set beyond the internal 16 registers so that an experiment of modest complexity may retain conditional sorting or windowing limits for multiparameter data acquisition entirely in the register set. Therefore, the design includes an additional 80 general registers beyond those internal to the 2903. Thirty-two constants registers are included primarily for facilitating bit operations bringing the total register count to 128.

For main memory the MOSTEK MK 8000 system is utilized. It offers 128K words of 24 bits on each card with card cages of 1 or 2 Megaword capacity. The card is based on the MK 4116 dynamic RAM chip and has on board refresh logic. The memory access times are 250ns and 450ns for read and full access, respectively. To increase memory speeds for sequential access, odd and even addresses are interleaved resulting in an effective cycle time of 330ns including all processor request and control overhead. Three access modes are supported: read (330ns), write (330ns) and read/modify/write (variable).

To interface the BMP to the experiment, the processor contains a 32-bit wide I/O data register fully interfaced to the MODCOMP bus which is in turn interfaced to the experiment via CAMAC. The control logic of the BMP interface supports direct memory access as well as register driven I/O. Use of the "double word" register simplifies matching the 16-bit wide mini-computer to the 24-bit wide processor. The MODCOMP computer concentrates and derandomizes the data from several CAMAC interfaced experiments and at the option of the programmer, may manipulate the data before passing it along.

The flow of data from the interface through the BMP to memory and eventually from memory back to the

Table 2. Typical Instruction Execution Times

Mnemonic	Instruction	Execution Time (μ s)			
		BMP		7830**	
		No Branch	Branch	No Branch	Branch
OR	Add register to register	0.33		0.3	
OM	Add memory to register	0.99		1.4	
MM	Add register to memory	1.23		1.4	
OX	Add memory (short-indexed) to register	0.66		1.4	
XM	Add register to memory (short-indexed)	0.90		1.5	
OI	Add memory (immediate) to register	0.66		0.6	
ORB	Add register to register and branch if nonzero	0.66	1.32	0.7	1.4
ML	Load register from memory	0.99		1.4	
SM	Store register in memory	0.99		0.7	
RR*	Multiply register by register	4.61		5.2	
RR*	Divide register by register	6.65		7.4	
LS	Logical left shift by register	0.69+0.16N		0.9+0.2N	
BL	Branch and link		1.32		1.4
JNS	Branch and link if negative condition code set	0.66	1.32	0.7	1.4
JX	Branch and link (short-indexed)		1.23		1.2
QNS	Branch and link (short-indexed) if negative condition set	0.53	1.23	0.5	1.2
OP	Hop unconditionally		1.23		1.6
OS	Hop if negative condition code set	0.33	1.32	0.9	1.6

*Products and dividends for the BMP and 7830 are 48 and 32 bits, respectively.
 **Times taken from MODCOMP Classic Central Processor Model 7830, Reference Manual, 110-142000-000.

licitly designed for the macro program control unit, and the instruction set through conventional use of an instruction register and mapping PROM techniques to obtain entry points into the microcode. Use of microcode for specific data acquisition tasks is reserved for only those applications which need speed and permit simplicity.

1. IMPLEMENTATION OF FIRMWARE AND SOFTWARE

Microcode or firmware developed for the processor can be divided into two categories, basic processor functions and macro instruction implementation. The basic processor functions support front panel operations such as program counter load and increment, main memory load and display register management. In addition block transfers to and from main memory and block transfers of channel numbers for histogramming are supported as basic functions.

Firmware for the macro instruction implementation is designed to emulate much of the MODCOMP instruction set since the processor is envisioned for use primarily with MODCOMP computers. To date six operand addressing modes are supported as indicated in Table 2 for the various add instructions. Instructions support three basic data types: bit, word and file which range from one to sixteen registers. Integer operations including multiplication and division are implemented, but floating point operations are not planned at this time. With the flexibility afforded by the flexible control store for the microcode, additional instructions tailored to the peculiar demands of data acquisition are anticipated.

Microcode is written in symbolic form using a macro-assembler available from MicroTec of Sunnyvale, California, which is essentially a Fortran implementation of AMD's meta-assembler, AMDASYM. The assembler is flexible, convenient and enhances generation of a documented code.

Access to the BMP is obtained from the MODCOMP computer through the basic I/O services of the operating system. At the system level the only custom software required was the I/O handler. By treating the processor as an I/O device, multiple user tasks may queue prioritized requests for service using standard subroutine calls available for either assembly language or Fortran. Histogramming or other functions unique to the processor can be selected with device dependent option bits available in calls to these routines. With this approach it is easily possible, for example, to have in a multitasking environment concurrent requests to the BMP for clearing data, for histogramming several channels of data acquisition, for read out for display purposes and for storage to magnetic tape. Although not yet in use, the queue could include requests to load custom microcode or application macrocode as well.

The generalized data acquisition code "Z" has been extensively modified to support data acquisition with the BMP in a manner transparent to the user. Functionally the commands of "Z" treat data in main memory and in bulk memory identically, but operationally are very different since bulk memory data areas, which may be megawords in length, are successively processed as segments. The event analysis language, EVAL², operating under "Z" is soon to be extended to a version which will compile macro instructions for the BMP. This will be a convenient tool to harness the flexibility and power offered by the BMP for a wide variety of problems.

IV. RESULTS AND PERFORMANCE

The first two BMPs were installed on MODCOMP IV/25 computers at WNR and began routine data collection in March, 1981. A third unit was installed on a MODCOMP 7860 in a mobil data acquisition system most recently taking data at the Los Alamos Neutron Physics Facility (LANPF). All units have been kept in service with only minor difficulties due mainly to chip infant mortality. As expected the simple histogramming data

rate where the BMP is executing only microcode depends entirely on the speed of the I/O bus and CPU overhead for initializing the data transfer. If only the BMP microsteps are considered, a data rate of 800 KHz is possible. Measurements where the CPU is sending out random 10-bit channel numbers to be incremented, maximum rates of 215 KHz and 300 KHz are achieved for the MODCOMP IV/25 and 7860, respectively. When used in conjunction with the differential branch driver³, actual data rates drop due to the speed of the CAMAC branch cycle and to conflict within the I/O processors. The resulting maximum data rate for the MODCOMP IV/25 is 150KHz. At 125KHz the associated composite deadtime is 0.6%.

When operating with macro instructions in the BMP, some degradation of data rates may be expected. Macro instructions execution times depend largely upon the speed of the main memory whereas microcode runs from the WCS with 50ns access and microstep cycle "tuned" for the shortest execution times possible. However, the BMP design optimizes macro instruction performance through use of interleaved memory and pipelined memory fetches. The resulting typical execution time for a register to register instruction reduces to the effective access time of the main memory, 330ns. Other simple instructions are generally multiples of 330ns depending upon how many memory accesses are required for the instruction. A complex instruction, like multiply register by register, for example, takes more microcode and correspondingly greater time, in this case 4.6µs. Table 2 shows that BMP macro instruction times follow closely those for the MODCOMP 7830. While the BMP may not be much faster when functioning as a macro machine, it does so while leaving the more powerful minicomputer free to do other useful work.

V. FUTURE BMP EXTENSIONS

In the present implementation the BMP exists as a shared resource on the MODCOMP I/O bus serving data acquisition requests from several experiments. The configuration is cost effective since only one BMP is required for these experiments. To the extent that this configuration averages the memory needs of several experiments, a savings in memory may result. The chief disadvantage results from user interactions, both in deadtime effects and possible induced crashes. An auxiliary crate controller version of the BMP is planned which would support only a single user and would bring data directly from CAMAC into the processor eliminating both the I/O bus congestion and the user interaction. Anticipated data rates should be limited only by the dataway cycle resulting in 1 MHz event rates. However, with the present TTL logic, little processing (if any) would be processed at that rate. Perhaps in yet another version, ECL logic could be applied to boost the processing capability.

*Supported by the U.S. Department of Energy

¹R. V. Poore, D. E. McMillan, R. O. Nelson and J. W. Sunier, "Data Acquisition System at Los Alamos P-9 Accelerator Facility", IEEE Transactions on Nuclear Science, NS-26, 708 (1979).

²R. A. Mardekopf, R. V. Poore, J. W. Sunier, M. Neiman, and A. Holz, "Event Analysis Language for High Speed Data Acquisition", IEEE Transactions on Nuclear Science, to be published.

³D. E. McMillan, R. O. Nelson, R. V. Poore, J. W. Sunier, and J. J. Ross, "A High Speed CAMAC Differential Branch Highway Driver", IEEE Transactions on Nuclear Science, NS-26, No. 4, 4430 (1979).