HOLE-TRAPPING/HYDROGEN TRANSPORT (HT) MODEL FOR INTERFACE-TRAP BUILDUP IN MOS DEVICES

M. R. Shaneyfelt, J. R. Schwank, D. M. Fleetwood, and P. S. Winokur
Sandia National Laboratories, Albuquerque, NM 87185-5800

The electric field dependence of radiation-induced interface-trap formation has been reported to be different for metal-gate capacitors and polysilicon-gate capacitors and transistors. For metal-gate capacitors, interface-trap formation steadily increases with increasing positive field [1]. On the other hand, for polysilicon-gate capacitors and transistors, interface-trap buildup peaks near fields of 1 MV/cm to 2 MV/cm and decreases with an approximate E\(^{1/2}\) dependence at higher fields [2]. The previously reported field dependence for interface-trap generation for Al-gate capacitors is consistent at all fields with McLean’s physical explanation of the two-stage process [3], which depends on hydrogen ion (H\(^+\)) release in the bulk of the oxide as radiation-induced holes transport to either interface via polaron hopping. Above 1 MV/cm to 2 MV/cm, the field dependence of interface-trap buildup for polysilicon-gate devices is inconsistent with this model. Instead, it is similar to the field dependence for hole-trapping in SiO\(_2\) [2], suggesting that hole trapping may play a key role in interface-trap generation in Si-gate devices. However, recent studies of the time-dependence of interface-trap buildup by Boesch [4] and Saks et al. [5] have shown that hole trapping cannot be the rate-limiting step in interface-trap buildup in polysilicon gate devices. Consistent with McLean’s [3] physical explanation of the two-stage process, the rate-limiting step in interface-trap formation appears to be H\(^+\) transport to the Si/SiO\(_2\) interface [4,5].

At the SISC we will show that the electric field dependence of radiation-induced oxide- and interface-trap charge buildup for both polysilicon and metal-gate transistors follows an approximate E\(^{1/2}\) field dependence over a wide range of electric fields (E\(_d\) > 0.2 MV/cm) when electron-hole recombination effects are included. This field dependence provides further support that hole trapping is involved in the interface-trap buildup process in MOS devices. Based on these results a hole trapping/hydrogen transport (HT) model for interface-trap buildup is proposed.

Irradiations were performed using a 10-keV ARACOR x-ray source at a dose rate of 4170 rad(SiO\(_2\))/s, and at Boeing Physical Science Center’s 10-MeV electron linear accelerator (LINAC). Threshold voltage shifts due to oxide- and interface-trap charge, \(\Delta V_a\) and \(\Delta V_i\), were determined via the dual-transistor charge separation technique [6]. Charge-pumping measurements [7] were also used to determine \(\Delta V_a\). Our observed field dependence for \(\Delta V_a\) is consistent with previous results at comparable fields [2]. \(\Delta V_i\) increases with increasing positive field up to approximately 1 MV/cm to 2 MV/cm and decreases with an approximate E\(^{1/2}\) dependence at higher fields. The E\(^{1/2}\) field dependence for \(\Delta V_a\) at fields above ~2 MV/cm has been attributed to a reduction in effective hole-capture cross-section with increasing electric field [8,9]. The departure from an E\(^{1/2}\) dependence for \(\Delta V_a\) below ~2 MV/cm is caused by electron-hole recombination. As the electric field decreases, fewer holes escape electron-hole recombination [8,9], resulting in fewer holes trapped at the Si/SiO\(_2\) interface. If we adjust \(\Delta V_a\) for electron-hole recombination, we can correct for the effect of the loss of these holes on the field dependence of the observed hole trapping. To adjust the data, we use the empirical equation for electron-hole recombination for x-ray irradiation given by Dozier et al. [9]. At the SISC, the adjusted \(\Delta V_a\) data for both metal- and polysilicon-gate transistors will be shown to follow an E\(^{1/2}\) dependence at fields above 0.2 MV/cm.

We now examine the field dependence of interface-trap generation for positive fields during irradiation. Under positive bias, holes transport to the Si/SiO\(_2\) interface. In Fig. 1, \(\Delta V_a\) data is shown for polysilicon-gate transistors irradiated to 500 krads(SiO\(_2\)) at fields (E\(_d\)) from +0.2 MV/cm to +5 MV/cm, and annealed for 1 week at +3 MV/cm at room temperature. This anneal was sufficient for the interface trap buildup to saturate. Also shown in Figure 1 are adjusted \(\Delta V_a\) data, in which the values of \(\Delta V_a\) were corrected for charge yield in the same manner as \(\Delta V_i\). With this procedure, we are attempting to correct for the effect of electron-hole recombination on the field dependence of interface-trap buildup. We have drawn a best-fit line showing an E\(^{0.6}\) field dependence through the adjusted \(\Delta V_a\) data, though to within the experimental uncertainty the data are also quite consistent with an E\(^{1/2}\) field dependence.

Next, we explore the field dependence of interface-trap generation for negative bias during irradiation, followed by anneal at constant +3 MV/cm. For this case hole transport during irradiation is to the polysilicon/SiO\(_2\) interface. In Fig. 2 we plot both the measured and adjusted \(\Delta V_a\) data for polysilicon-gate transistors irradiated to 1 Mrad(SiO\(_2\)) at negative electric field. The bias was then switched to +3 MV/cm for a 1-week anneal at room temperature, so the dependence of the saturated \(\Delta V_a\) on electric field during irradiation could be determined. While the magnitude of \(\Delta V_a\) after anneal is less for the 1 Mrad(SiO\(_2\)) irradiation in Fig. 2 than for the 500 krads(SiO\(_2\)) positive-bias irradiation in Fig. 1, the adjusted \(\Delta V_a\) data in Fig. 2 also show an E\(^{1/2}\) field dependence (illustrated by the dashed line). Thus, interface traps in polysilicon gate devices build up with an E\(^{1/2}\) field dependence whether holes are transported during irradiation to the Si/SiO\(_2\) or to the gate/SiO\(_2\) interface.

The observed E\(^{1/2}\) field dependence of \(\Delta V_a\) strongly suggests that McLean’s physical explanation of the two-stage process [3] does not account for the interface-trap buildup in these metal- and polysilicon-gate transistors. Instead, this field dependence is strongly reminiscent of the decrease in effective hole capture cross section with increasing oxide electric field [8,9], suggesting that hole trapping may be intimately involved in the interface-trap buildup process for these transistors. This point must be reconciled with recent evidence from time-dependent studies of interface-trap buildup, which show that hole-trapping cannot be
the rate-limiting step in the interface-trap buildup process [4,5].

To reconcile previous results with our data, we suggest a hole-trapping/hydrogen transport (HT)² model for interface-trap buildup. In this model, for positive bias during irradiation, holes transport to the Si/SiO₂ interface. We propose that, during their capture (and/or neutralization), H⁺ is released [10]. This H⁺ then transpors to the Si/SiO₂ interface and there may react to form an interface trap [11]. Under negative bias, hole trapping events near the gate/SiO₂ interface liberate H⁺, which may then drift to the Si/SiO₂ interface and form interface traps during a subsequent positive-bias anneal.

In the (HT)² model, we propose that the number of holes trapped (and/or neutralized) determines the total number of interface traps (i.e., the saturated value) that build up at a given electric field. Because the number of holes trapped scales with E⁻¹/² (after recombination effects are accounted for), the E⁻¹/² dependence of interface-trap buildup is therefore naturally explained with the (HT)² model. This model is consistent with previous observations on similar devices that, under positive bias, the holes that lead to interface-trap buildup are predominantly released near the Si/SiO₂ interface [12]. Furthermore, this model also seem to be consistent with the experimental work of others [13-15], although with a different interpretation of the results. Yet, we emphasize that, based on the work of Boesch and Sachs et al. [4,5], the rate-limiting step in the interface trap formation process must be the time required for the H⁺ to transport from its point of release, at or near the hole trap site, to a suitable site at the Si/SiO₂ interface at which it may react to form an interface trap.

At the SISC, we will show interface-trap buildup for metal-gate transistors with similar gate oxides, which also followed an E⁻¹/² field dependence. This field dependence differs from that observed previously for metal-gate capacitors [1]. This suggests that the way that hydrogen is incorporated in the oxide during device processing may play a key role in determining whether H⁺ release in the bulk of the oxide [3], or near an interface [12], leads to the interface-trap buildup.

Based on the proposed (HT)² model for interface-trap buildup, we would expect to see a clear difference in the time dependence of interface-trap buildup for these devices under positive and negative bias. We are currently conducting experiments to address this issue, and the results will be presented at the conference. Also, experiments to distinguish between hole trapping and neutralization as the process that is responsible for the release of the H⁺ will be discussed at the SISC, as will the thickness dependence.

\[ \Delta V_s \text{ for positive bias irradiation and a 1-week, } +3 \text{ MV/cm} \]  
\[ \Delta V_s \text{ for negative bias irradiation and a 1-week, } +3 \text{ MV/cm} \]

Figure 1: Δ\( V_s \) for positive bias irradiation and a 1-week, +3 MV/cm anneal.  
Figure 2: Δ\( V_s \) for negative bias irradiation and a 1-week, +3 MV/cm anneal.

References
DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference therein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.