28
12-31-64 W.B.

(1) Cat. #
I-18686

DR-0689-C

SLAC-PUB--3508
DE85 004650

A NEW TIMING SYSTEM FOR THE STANFORD LINEAR COLLIDER*

L. PAFRATH, D. BERNSTEIN, H. KANG, R. KOONTZ,
G. LEGER, M. ROSS, W. PIERCE, A. WILMUNDER
Stanford Linear Accelerator Center, Stanford, California, 94305

Abstract

In order to be able to meet the goals of the Stanford Linear Collider, a much more precise timing system had to be implemented. This paper describes the specification and design of this system, and the results obtained from its use on 1/3 of the SLAC linac. The functions of various elements are described, and a programmable delay unit (PDU) is described in detail.

With the advent of the new Stanford Linear Collider (SLC), a new timing system had to be designed to meet much more stringent requirements than the old one.¹ To further complicate the issue, the new timing system has to coexist with the old one, since the new devices requiring the improved timing signals are being brought on line over a period of several years.

Figure 1 shows the SLC system and the overall design and performance of the Stanford Linear Collider Control System is discussed in a separate paper at this conference.² The new timing system is a subsystem within the overall control.

The specification of the new system was to provide timing signals with a precision of 2.1 ns, in increments of 8.4 ns with a jitter of less than 1 ns, and furthermore to have a multiplicity of these signals available at many locations.

In the linac, there are two lines which were considered for carrying the timing information, the main drive line (MDL) which carries the 476 MHz RF and the main trigger line (MTL) which carries two pulses on it for the old timing. Figure 2 shows schematically the two lines and the old trigger timing. Basically, the 360 Hz zero crossing, in coincidence with a submultiple of the 476 MHz, initiates two timing pulses, an early one known as t minus 1024, which allows early triggering of slow devices, and another pulse just before beam time to trigger klystrons. The timing signals are picked off at each sector and distributed by the sector trigger generator.

Because the MDL is temperature stabilised, the decision was made to use the MDL for the new timing by superimposing a fiducial on the 476 MHz as shown in Fig. 3 and using the 476 MHz as a frequency source for counting.

The repetition rate of the fiducial is 360 Hz. Figure 4 shows the logical derivation of the fiducial and of the old timing signals. The 360 Hz zero crossing is added with 8.5 MHz, a submultiple of 476 MHz. 8.5 MHz was chosen because it is the damping ring revolution frequency. The added signal is first resynchronised with 476 MHz, to produce the fiducial which is then superimposed on the 476 MHz. Also, this added signal triggers the two timing signals required for the old system on the MTL.

The fiducial generator was designed by R. Koontz and G. Leger, the Master Trigger Generator and precision delays were designed by A. Wilmunder.³

* Work supported by the Department of Energy, contract DE-AC05-76SF00515.

Fig. 1. The SLC System.

In order to be able to use this new fiducial, use was made of the fact that there already existed 30 couplers (1 per sector) on the MDL which pick off the 476 MHz for multiplication to 2856 MHz to the subboosters to drive the klystrons. An additional amplifier was provided at these points to provide a suitable signal for the fiducial detector (FIDO). See Fig. 5.

The FIDO, designed by E. Cisneros, performs several functions. It detects the fiducial by arming a zero crossing detector, and generates an internal signal of fixed length starting at the zero crossing of the fiducial. This signal is used to reset the divide by four counter. At the end of the reset, the counters resume. The outputs of the FIDO are at 110 MHz, with one pulse missing, at the time corresponding to the fiducial. This missing pulse is used by subsequent modules as their timing reference. Figure 6 is a logical block diagram of the FIDO and also shows timing details.

The FIDO provides a total of 6 outputs, 4 connected to one counter, two connected to another. The set of two outputs have

NOTICE

THIS REPORT IS ILLEGIBLE TO A DEGREE THAT PRECLUDES SATISFACTORY REPRODUCTION

MASTER

The outputs of the FIDO are currently used by two CAMAC modules, the Programmable Delay Unit (PDU) and the Programmable Synchronisation Unit (PSU). The PSU, designed by H. Kang, described in another paper² is used primarily at the damping rings where the ability to track individual bunches of electrons or positrons for longer than 2.7 ns is required. The PDU is used at every location where timing signals are required. The PDU specifications are as follows:

Operationally, the delay (if programmed) occurs after the receipt of the fiducial. This delay is programmable in increments of 8.4 ns. The precision with respect to the MDL is 2.1 ns. The PDU may be programmed at any time during the interfiducial period. If any channel is programmed, the contents of a register is transferred to a counter just after the receipt of the fiducial. The counter starts counting and when the count is completed an output pulse is generated. A feature was incorporated called the "reuse" bit. This bit enables any particular channel to provide an output with some delay after every fiducial without having to continuously program that channel. Figure 7 is a logical block diagram of the PDU (only one channel is shown).

BLOCK DIAGRAM OF THE FIFO

The block diagram illustrates the internal structure of the FIFO. It starts with a 475MHz clock input, which is fed into both a Fiducial Detector and a Filter. The Fiducial Detector's output goes through a 0/5 block to produce a Reset signal. The Filter's output is split into two paths, each passing through a +4 block before being combined in an AND gate. The output of the AND gate is the Busy! From #5U1 signal. The timing diagram below shows a square wave with a period of 8.4ns and a missing pulse, with a voltage range from 0V to -1.6V (50Ω).

The PDU distributes its 16 channels as differential ECL signals together with the 119 MHz on a special backplane within each CAMAC crate. Thus any module connected to this backplane may pick off any timing signal it requires. Examples of such modules are the beam position monitors, parallel I/O processors (for klystron control, and phase measurement).

- 2 -

[illegible]

A graph of a periodic waveform. The waveform is a continuous, smooth, periodic curve. The period of the waveform is indicated by two horizontal double-headed arrows, each labeled 2.1 ms . The first arrow spans from a vertical dashed line to the next vertical dashed line, representing one full cycle. The second arrow spans from a vertical dashed line to the next vertical dashed line, also representing one full cycle. The waveform crosses the horizontal axis at the points marked by the vertical dashed lines.

The outputs of the FIDO are currently used by two CAMAC modules, the Programmable Delay Unit (PDU) and the Programmable Synchronization Unit (PSU). The PSU, designed by H. Kang, described in another paper¹ is used primarily as the damping rings where the ability to track individual bunches of electrons or positrons for longer than 2.7 ns is required. The PDU is used at every location where timing signals are required. The PDU specifications are as follows:

Operationally, the delay (if programmed) occurs after the receipt of the fiducial. This delay is programmable in increments of 8.4 ns. The precision with respect to the MDL is 2.1 ns. The PDU may be programmed at any time during the interfiducial period. If any channel is programmed, the contents of a register is transferred to a counter just after the receipt of the fiducial. The counter starts counting and when the count is completed an output pulse is generated. A feature was incorporated called the "reuse" bit. This bit enables any particular channel to provide an output with some delay after every fiducial without having to continuously program that channel. Figure 7 is a logical block diagram of the PDU (only one channel is shown).

BLOCK DIAGRAM OF THE FIDO

The block diagram shows the internal components of the FIDO circuit. A 476 MHz signal, labeled as $\sim$ Fiducial, is split into two paths. One path goes to a Fiducial Detector, which outputs to an O/S (Output Shift Register). The other path goes to a Filter, which then branches to two $+4$ (adder) blocks. The O/S block also outputs to a Reset signal. The Reset signal, along with the output of the first $+4$ block, is fed into a 3-input AND gate. The output of this AND gate is the Busy (From PSU) signal. The output of the second $+4$ block is also fed into the AND gate. The timing diagram below shows a square wave signal with a period of 8 ns. A 'Missing Pulse' is indicated where the signal drops to -1.6 V for 0.5 ns.

The PDU distributes its 16 channels as differential TTL signals together with the 119 MHz on a special backplane within each CAMAC crate. Thus any module connected to this backplane may pick off any timing signal it requires. Examples of such modules are the beam position monitors, parallel I/O processors (for klystron control, and phase measurement).

22

gram control to delay two backplane PDU pulses or two external NIM pulses to be delayed in increments of 100 ps over a range of 10 ns.

Since the PDU only provides pulses of fixed width, a module called the Programmable Width Unit (PWU) was designed by W. Pierce to meet the needs of variable width pulses for some special applications. The PWU was designed to accept under program control either of two groups of 8 backplane signals, and provide from the front panel pulses of $n \times 8.4$ ns width where n ranges from 1 to 2^{20} . This module is currently being prototyped.

Fig. 7. Logical Diagram of one PDU channel.

Conclusion

The new Timing System was installed in the first ten sectors of the linac and at the injector and electron damping ring. The system has been operational for a year, and has met or exceeded all specifications. The timing jitter observed over a short time period is of the order of a few tens of ps. Work is continuing on the timing system, in particular the synchronization of the linac to FEP and SPEAR under the direction of M. Ross. Also a new and improved version of the PDU is being prototyped.

Acknowledgements

The author would like to thank all who contributed to and in the design and construction of the Timing System with special thanks to D. Bernstein without whom the PDU's would not have been completed in a timely fashion.

References

1. The Stanford Two-Mile Accelerator, R. B. Neal, Editor, 1968 W. A. Benjamin, Inc.
2. (Invited) Design and Performance of the Stanford Linear Collider Control System, R. E. Melen, NSS 1984.
3. Precision Master Trigger System for SLC based on the Accelerator RF Drive System, R. Koonin, G. Leger, L. Paffrath, and A. Wilmunder, Proceedings of the Linear Accelerator Conference, Seeheim-Darmstadt, May 1984.
4. Programmable Synchronization Unit (PSU), Henry Kang, NSS 1984.
5. A Vernier Delay Unit, W. B. Pierce, NSS 1984.

DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.