FASTBUS review 1985 Page: 1 of 4
This article is part of the collection entitled: Office of Scientific & Technical Information Technical Reports and was provided to Digital Library by the UNT Libraries Government Documents Department.
The following text was automatically extracted from the image on this page using optical character recognition software:
FASTBUS REVIEW IB5 DE86 005662
H. V. WALl
Stanford Linear Accelerator Canter, Stanford University, Stanford, CA 94905
E. J. BARsomn
Ferari Nhanone Aeelertor LAotraore. Bateuae, Illinois 60510
ABSTRACT 1. Astro Dynamice, Inc.
2. BiRe Systems
The progress of developments based on the PASTBUS Speci-
station DOE/ER -0150 for modular high-speed data acquisition 3. integrated Networks
and control systems is reviewed.l Available hardware tmpo- 4 Interface Standards, Inc.
seats and efforts In standardised FASTBUS software are sum-
marined. The statue of FASTBUS applications at research lab-
oratories in North America Is reported. 5. Kinetic Systems, Inc.
PASTBUS wark In Europe and Japan Ia presented In other
paper at this conference.- Due to the highly condensed nature
of thIs review, background Information and references from re-
ports at the 1983 and 1081 Nuclear Science Symposia may be
I. STATUS OF FASTBUS SPECIFICATION
The FASTBUS SpeciScation DOE/ER-018 has been up-
dated by a Supplement (April 198) and Addenda and Errata
dated 28 June 1985 and 21 August 19S.
Highlights of thus update are:
a Added broadcast case 3a for fDerice Available Scan" and 6. LeCroy Research
case 6 for CSR#0 (05) scan (SR asserted). Systems Corp.
a Recommended front panel mounting holes on module
e circuit board.
a Racmmended grounding area for static charge control on
modie printed tiresit board.
a Mandatory crate contacts for static charge control.
a Revision of table or recommended module connectors for
Printing of the FASTBUS Specifications as ANSI/IEEE STD
96-1985 is in progress. Distribution by IEEE is expected by the
end of 1985. This document will incorporate all updates pub-
Preparation of the FASTBUS Speclfication as a standard of
the International Electrotechnical CommIssion (IEC) is under-
A tutorial short course on FASTBUS has been presented
again by members of the U.S. KIM Committee as part of this
2. HARDWARE NEWS
The FASTBUS hardware commercial market km exploded
in the past two years. In 1982 a crate, power supply, and blower
combination from . White Company and a two-layerklage card
from Scientific Systems Intenatlonal/KIsetctf system Inc. were
the anly pieces of FASTBUS hardware commercially available In
the United States. Table 1 deplete a list of U.S. manufacturers
offering FASTBUS hardware today.
* Work supported by the Department of Energy, contract
7. McLean Midw
8. NYCB Real-T
9. Valtronie, Inc.
Segment Display Modules
Crate Segment Ancillary Logic
Cable Segment Drivers
Crate, Power Supplies, and
Crate Segment Ancillary Logic
Crate and Power Supplies
Crate and Cable Segment
Active and Passive Extenders
Block Mover and Fast
06 Channel 12 and 15 Bit ADCs
96 Channel 8 and 9 Bit TDCs
Image Chamber Analyser Module
CAMAC Regster Interface,
Alr/Water Heat Exchanger
FASTBUS Microvax Master
Image Processing Systems
Slave Control Logic Hybrid
'Planned Or Under Development.
A FASTBUS Hardware Compendiums has been assembled
which details all European, Japanese, and American manufac-
tures, their products and addresses. It also contains a partial
sie. of laboratory or university FASTBUS hardware projects fin-
ished or under development which are of general interest to the
FASTBUS community along with contacts for these projects.
Figure 1 shows one of the most significant hardware devel.
opmente In FASTBUS. Nine European, Japanese and American
institutions and companies have combined for a jolt prototype
developmenteafort and production quantity purchase of a VLSI
integretd circuit for Interfacing via ECL/'L converters to
the Address/Data lines of the FASTBUS segment bus. The IC,
called the ADI, was manufactured by Faits in Japan. 110 pro-
totypes have been made thus far and are presently being tested
at Fermilab. Another 3,000 production ADl ICs are on order
with an expected February/March 1986 delivery time, The ADI
Is a 1100 equivalent gate, g8 lead pin-grid gate-array IC utilizing
LSTTL technology. It interfaces 1 of the 32 addrecs/data liesa;
thus two are needed per module.
Invited talk presented at the Nuclear Science Symposium,
San Francisco, CA, October 23-25, 1985. D OF l~ll F CI NI RI(MIlcI
mil I i I in i IIIIn.e.-
Here’s what’s next.
This article can be searched. Note: Results may vary based on the legibility of text within the document.
Tools / Downloads
Get a copy of this page or view the extracted text.
Citing and Sharing
Basic information for referencing this web page. We also provide extended guidance on usage rights, references, copying or embedding.
Reference the current page of this Article.
Walz, H.V. & Barsotti, E.J. FASTBUS review 1985, article, September 1, 1985; United States. (https://digital.library.unt.edu/ark:/67531/metadc1107276/m1/1/: accessed March 22, 2019), University of North Texas Libraries, Digital Library, https://digital.library.unt.edu; crediting UNT Libraries Government Documents Department.