2
181033-43
RECEIVED BY TIG APR 26 1979

Presented at the 1978 IEEE Nuclear
Science Symposium, Washington, D. C.,
October 18-20, 1978

LBL-8136

MULTICHANNEL ANALOG TO DIGITAL CONVERTER AND READOUT
SYSTEM FOR THE TIME PROJECTION CHAMBER

Michael R. Maier, Stanley R. Olson,
Michiyuki Nakamura and Frederick S. Goulding

October 1978

Prepared for the U. S. Department of Energy
under Contract W-7405-ENG-48

MASTER

MULTICHANNEL ANALOG TO DIGITAL CONVERTER AND READOUT SYSTEM FOR THE TIME PROJECTION CHAMBER*

Michael R. Maier, Stanley R. Olson, Michiyuki Nakamura and Frederick S. Goulding

Abstract

The Time Projection Chamber (TPC) project involves the characterization of signals arriving at approximately 20,000 separate detector wires and pad electrodes. The characterization requires measurement of the signal amplitudes in 100 ns time slices over a total time of 20 μ s (the total chamber drift time). Charge Coupled Devices (CCD's) are used to store an image of the 20 μ s span of signals and the image is "played back" at a low rate (50 μ s time slices, i.e., a time expansion of 500:1). Digitization of the 20,000 parallel signals at the output of the CCD's must therefore be accomplished in 50 μ s and readout of digital data into the computer system must also be accomplished in this time. Many zeros occur in the data, a fact which reduces the data handling demands on the readout system, but does not reduce the stringent requirements of the digitizer. Therefore, the requirements on the digitizer are highlighted by the need for low cost, low power consumption and by the need to perform 5-bit digitizing in less than 50 μ s. Furthermore, a double buffering scheme must be used to permit interleaving digitizing and digital readout cycles.

We describe our implementation of this concept and some possible applications for other experiments which require many Analog to Digital Converter (ADC) channels.

Introduction

The central element of the PEP-4 detector at the PEP storage ring at Stanford, California, is the TPC. It is a large volume drift chamber, a cylinder of 2 m diameter and 2 m long, which provides intrinsically three dimensional spatial data. The chamber is shown schematically in Fig. 1. It is in a 1.5 tesla solenoidal magnetic field, and is filled with a mixture of 80% argon and 20% methane at a pressure of 10 atmospheres. A voltage of approximately 150 kV is applied to the center plane to produce an electric field which drifts the electrons produced by particle tracks in the chamber to the position sensitive, proportional-wire detectors at the two end caps. Each end cap is equipped with six sectors of position sensing detectors--wires at positive voltage, which serve as proportional counters to amplify the charge reaching the wires by a factor of about 1000. The wire signals give information on the radial distance (r) of a track from the centerline. There are 192 of these "drift-wires" per sector. In addition there are 12 wires distributed over the sector, which give the azimuthal angle (ϕ) of the tracks.

This angle information derived from a row of scall (7 cm x 7 mm) pads placed under these wires, on which the avalanche on the wire induces signals. These signals can be used to determine the centroid of the avalanche. The coordinate along the beam axis (z) is derived from the time of arrival of the charge from the tracks following a start signal derived from the PEP beam signals.

The signal amplitudes on the dE/dx wire determine the energy-loss pattern along the track. The magnetic field serves primarily to determine the momentum of the particle, by measurement of the curvature of the tracks, but it also reduces the transverse spreading of electrons during the drift process. The summation of all these data allows identification of the many particles produced in very high-energy interactions and determines their energies and momenta. (For a detailed description the reader is referred to Ref. 1.)

Simply stated, TPC required a system capable of providing 20 μ s of data sampled on the basis of 100 ns time intervals, the input signals coming from 16164 sources. This translates to a total of three million 9-bit words of possible information. The signals from the wires feed low-noise-charge-sensitive preamplifiers, then go to shaping amplifiers, where the pulses are amplified and shaped to optimize signal-to-noise ratios. The resulting signals are then sampled and stored in CCD's which are normally being clocked at 10 MHz.¹ Operating in this mode, the CCD's contain a "flash picture" of the past 20 μ s of signals split into 100 ns time segments. When an event is detected by suitable trigger electronics, the CCD clock rate is slowed down, and the amplitude information now residing in the CCD's is shifted to their output at a 20 kHz rate. Digitization of signals and transfer of the digitized signals to the computer processing system must therefore be accomplished in less than 50 μ s (i.e., one CCD slow clock cycle). This paper describes the A-D-converter design used in this application. It also discusses the method employed to readout only the interesting information which is estimated to be about 10,000 words per event out of the three million possible words. Fortunately, this drastically reduces the requirements on the readout and processing system.

System Considerations

The original TPC proposal described the use of 121 fast ADC's (1 μ s digitizing time) assigned these dynamically via priority encoders to channels containing valid (i.e., non-zero) information. This concept required a discriminator and a D-A-converter for each channel. To avoid saturating a particular set of multiplexed channels, it would be necessary to scramble channels to address relationships, so that signals in physically adjacent channels would go to different multiplexer-ADC combinations. This would have required an additional "unscrambling" step in the readout system and therefore an additional set of data buffers. This complexity resulted in the study of alternative schemes.

Since the outputs from the CCD's are constant voltage levels for 50 μ s, an obvious way to digitize their values is to use Wilkinson random ADC's. This is very similar to the Large Scale Digitizer (LSD)^{2,3} concept, which has been used successfully at LSL^{4,5} and elsewhere. Since the ramp generator and the associated logic can be shared between many channels,

each ADC channel consists essentially only of one comparator and one register. The simplicity of this approach--the parts count is similar to the comparator-DAC part of the multiplexer scheme--makes it feasible to supply one ADC per signal channel and to digitize all signals from the CCD's. Detection of valid information (i.e., amplitude $\times$ threshold) then consists of comparing two digital numbers, one from the ADC register and the other from a preset threshold register. Valid information is then placed in an output buffer, which can be readout, while the next digitization takes place.

The resolution requirements (9 bit) for the ADC are dictated by the necessity for particle identification and track-center finding.

Configuration

We decided to put 16 ADC channels on one board, and put 16 ADC boards and one control board into a single rack-mounted bin. The control board contains the ramp generator, the clock driver, and also the line drivers and receivers which receive the ADC data from the ADC boards and provide the connection to the computer. Also, threshold information for the individual ADC channel is distributed from the computer to the ADC boards via the control board. The methods used to distribute the ramp and the clock pulses have been discussed in earlier papers.^{1,2}

Since this version of the LSC concept relies heavily on registers, cost effectiveness dictates the use of low-cost registers. Since the lowest cost per bit is offered by Random Access Memory (RAM) chips, the first version of the design (shown in Fig. 2) was based on their use.

The voltage level from the CCD is compared to a 41 μ s long linear ramp, spanning the full signal amplitude range. A change of state in the comparator output is synchronized to the clock, and shaped to one clock pulse width. In this clock pulse, a bit is written in the data line of the particular channel of the "hit-list" RAM (16 word $\times$ 16 bit) and simultaneously the state of the clock counter is written into a "pulse-height" RAM (16 word $\times$ 12 bit, only 9 bits are used here). After this operation a 4-bit event counter is incremented, whose output generates the address for these RAM's.

After all channels have fired, the hit list RAM contains a sequential list of hit patterns (note: more than one channel can register the same amplitude) and the pulse-height RAM contains the associated pulse-height numbers. The information in the RAM's is not ordered in channel number sequence, but rather in an amplitude sequence. For readout the data must be reordered according to channel number. This is done in the 9 μ s period after the end of the ramp.

The reordering is done by looking with a maskable priority encoder at the outputs of the hit list RAM to derive the channel number of the fired channels. This channel number is then used to address a RAM which contains the threshold information. If the pulse height is larger than the threshold, it is written into the output RAM, and the line corresponding to the channel number fired is masked. Then either the next channel is checked, or if there are no more unmasked bits at the particular pulse height the event counter is decremented, the mask is reset,

and the procedure continued until all events have been processed. The output RAM then contains only valid information, which can be readout during the next 41 μ s digitization cycle. In this scheme the same number of integrated circuits is used for resolutions between 9 and 12 bits, the difference being only the number of outputs used in the pulse height, threshold, and output RAM's. Also, this circuit can handle multiple hits in one signal channel, which can happen, e.g., in time digitizers, as long as they are separated by one or more clock pulses.

The disadvantage of the method is the complexity associated with the reordering, since the data are initially ordered according to amplitude. For readout purposes however an ordering according to channel number is needed. This could be done either by using another priority encoder to derive the location of valid data in the output RAM or by another reordering step. Both possibilities increase the number of the integrated circuits needed. Another problem is, that in order to meet the clock speed requirements (12 MHz), Schottky RAM's would have to be used, with the associated higher power dissipation.

Therefore in our final design, we have chosen to use 8-bit low power Schottky register, IC's, which have become available recently, and to use one additional flip flop per ADC channel to achieve the 9-bit resolution needed. The circuit is given in Figs. 3 and 4. Again as an input comparator changes state, this change is synchronized to the clock, and the current state of the clock pulse counter is written into a register consisting of an 8-bit tri-state-output register and an additional flip flop. At the end of the ramp, all channels, which have not changed are forced to change, so that "overflows" appear at amplitude channel 511.

Here no reordering is necessary, the control logic steps through the contents of the ADC register in a sequence of descending channel number, compares them with the appropriate threshold, and writes them in to the output RAM, if they were $>$ threshold. If there was a valid event, it increments a valid event counter. This compression process occurs on all ADC boards in parallel, so that the ordered and compressed data is available after 16 read/compare/write cycles. Data in the output RAM's can then be read out in an already ordered fashion by the control board. The control board sequences through all ADC boards in its bin, skipping the ones which have no valid data (i.e., when the valid event counter is zero). A fast bin-skip feature is also provided to permit skipping a bin in one readout cycle, if it contains no valid data.

The threshold RAM's on the ADC board must be loaded from the computer. This can be done by digitizing the input levels with no signals present, and then by writing a number greater than this measured "zero level" into the threshold RAM's. The information from a particular channel can be suppressed by setting bit 8 in the corresponding threshold RAM, this prevents the transfer from the ADC register to the output RAM.

The advantage of the register version is the simplicity of the data reduction logic, since all operations can be done by directly addressing a particular channel, where, in the RAM version, priority encoders must be used. However, the resolution of the "register" ADC is essentially limited to 9 bits, because more bits would require more IC packages than the "RAM" ADC with a resolution of 12 bits.

In addition, the register implementation cannot tolerate multiple hits in one channel, such as might be required in time digitizers.

We use a digitizer clock frequency of 12.5 MHz, which gives a maximum digitizing time of 41 μ s for 9 bits. Since the CCD slow clock rate is 10 kHz (i.e., 50 μ s/step) 9 μ s remain to reduce and reorder the data. During the first 40 μ s of the next CCD slow clock cycle, valid data from the previous clock cycle are presented to the readout bus. Since only valid data is present, the requirements on the readout system are minimized.

Conclusion

We have designed a low-cost, multichannel ADC and readout system, which meets all the requirements imposed by the TPC detector. All signals in every channel are digitized, thereby avoiding the difficulties associated with the multiplexing of many analog signal into one common ADC. Since the amplitude information is digitized by the same device, regardless of its amplitude, there is only one calibration necessary for each channel. The digital information is available after a reasonably short time (41 μ s), and all further data processing can be done with digital numbers. This allows elimination of invalid information, i.e., zeros, very early in the signal processing, and therefore reduces the demands on the readout system. It should be possible then, to do "real time" data processing with microprocessors on the stream of reduced data.

If faster integrated circuits (like ECL) are used the number of bits can be increased, or the digitizing time can be shortened.

This class of ADC and readout system is well matched to the modern generation of detectors, where many signal channel have to be inspected in a short time, but only a few produce valid information.

References

1. D. R. Nygren and J. N. Marx, *Physics Today*, pp 46-53, October, 1978.
2. E. Yazgan and F. Kirsten, *IEEE Trans. Nucl. Sci.*, Vol. NS-25, No. 1, 1976, 730.
3. R. F. Althaus, F. A. Kirsten, K. L. Lee, S. R. Olson, L. J. Wagner and J. M. Wolverton, *IEEE Trans. Nucl. Sci.*, Vol. NS-24, No. 1, 1977, 408.
4. R. S. Althaus, K. L. Lee, F. A. Kirsten and L. J. Wagner, *IEEE Trans. Nucl. Sci.*, Vol. NS-24, No. 1, 1977, 218.

NOTICE
This report was prepared as an account of work sponsored by the United States Government. Neither the United States nor the United States Department of Energy, nor any of its employees, makes any warranty, expressed or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, disclosed herein, or represents that its use would not infringe upon privately owned rights.

FIG. 1. Schematic picture of the Time Projection Chamber. Charged particles produced ionization in the high pressure gas of the TPC. The ionization electrons drift toward the end-caps under the influence of the axial magnetic and electric fields. Sense wires then multiply this charge and the detector electronics are used to measure the charge and its time of arrival.

UML 7811-10297

Fig. 2. Partial schematic of the first version of the digitizer. The levels from the CCS's are compared to a common ramp. The crossing time of the ramp and the level is synchronized to the common clock, and the digitize control stores, at the appropriate pulse height, the hit list RAM. After the end of the ramp the readout control compares the information from the different channels to the corresponding lower level, and writes it into the output buffer RAM. The further readout is similar to Fig. 4.

REL 75A-0179

Fig. 3. Partial schematic of the register version of the digitizer. The crossing of the common ramp with levels from the CCD's are synchronized to the clock, and the pulse height number is written into the registers. After the end of the ramp the readout control sequences through all 16 registers, and writes their content into the output buffer memory. This buffer is then read out under the control board of Fig. 4.