A Verilog 8051 Soft Core for FPGA Applications Page: 58
This thesis is part of the collection entitled: UNT Theses and Dissertations and was provided to UNT Digital Library by the UNT Libraries.
Extracted Text
The following text was automatically extracted from the image on this page using optical character recognition software:
File Edit View Project Assignments Processing Tools Window Help
1 i8051_alu M (1)'O
Si8051_alu.vhd 1"3 i8051_alu all.vwf Simulation Report - Simulation Waveforms
Simulation Waveforms
Simulation mode: Functional
Master Time Bar: 13.775 ns o Pointer: 221.38 ns Interval: 207.61 ns Start: End:
A valu s 4G.o ns 80 pns 1200 ns 1600 ns 2DD ns 240D0ns 28D0 ns 32D0 ns 360D ns 4D O0ns 4400 ns 48D, ns
Name 13.78n 13 75ns
.f Wopcode H" 0 ll' 1 X 2 X 3 X 4 X 5 6 7 xX 9
__ rat H1(1,
6 Q sn: 1 H 55 (5! 55 .AA 55C2 X 5
S15 src_2 H Ci (DI O FF 00 X 72 50 X 04
6 l2- B src_3 H 00(H 00
33 src_ac H 0 (0
3 srccy H 0 0
&35 des_1 H ODD01 00 } O A9 AA 00 FF 22 50 51 55
4 des2 H 55 (DI 55 X54X X A DX4 2 X 5 XUXC2X X 55 05 OA X 4
53 des_ac H0 (0
5Z des_cy HD (D
55 des_ov H 1 C
Figure 4.6-9: Comparison Report of Simulation of 8051 ALU Operation (Dalton
Model with Verilog Model) for Op-Codes 0 to 9h
File Edit View Project Assignments Processing Tools Window Help
GO h 18051_alu - 9 0 ) O
Si8051_alu.vhd i8051_alu alll.vwf 1 Simulation Report - Simulation Waveforms
Simulation Waveforms
Simulation mode: Functional
Master Time Bar: 13775 ns Pointer: 597.92 ns Interval: 584.15 ns Start: End:
A aluea ns 54D.ns 58.3 ns 62 Ens C ns 7 C. ns 74 C ns 78. i ns 82D.C ns iB ns 1C ns 9 C.i ns 98D.ins
Value a
Name 13.78 n
_ opcode H ( A B C D E F 0 1 2 3
S5 rs H 11
1 s _1 H 55 5! 55
_ W r15 c src_2 H D ( .DI 50
~2 src_3 H(DI 00 X 87 X 00
1 33 src ac HID {0
s 3 sn:_ H0)
SW35 desl H O (l AA X 2A ' C C 00 X A5 05 90
z 44 Q des_2 H 55 (I DD 50 X 50 X 51 ) D5 X X 05 X 1A
53 des_ac H ( DG
b 5 des_cy H 00
55 des_ov H 1 I I I I I I I I
Figure 4.6-10: Comparison Report of Simulation of 8051 ALU Operation (Dalton
Model with Verilog Model) for Op-Codes Ah to Fh
Hence, the simulation verifies that the results of ALU operation from both
the Dalton and Verilog modules are the same.58
Upcoming Pages
Here’s what’s next.
Search Inside
This thesis can be searched. Note: Results may vary based on the legibility of text within the document.
Tools / Downloads
Get a copy of this page or view the extracted text.
Citing and Sharing
Basic information for referencing this web page. We also provide extended guidance on usage rights, references, copying or embedding.
Reference the current page of this Thesis.
Rangoonwala, Sakina. A Verilog 8051 Soft Core for FPGA Applications, thesis, August 2009; Denton, Texas. (https://digital.library.unt.edu/ark:/67531/metadc11013/m1/68/: accessed April 24, 2024), University of North Texas Libraries, UNT Digital Library, https://digital.library.unt.edu; .