A Verilog 8051 Soft Core for FPGA Applications Page: 40
This thesis is part of the collection entitled: UNT Theses and Dissertations and was provided to UNT Digital Library by the UNT Libraries.
Extracted Text
The following text was automatically extracted from the image on this page using optical character recognition software:
0 File Edit View Project Assignments Processing Tools YWindow Help
Iv85l1ram : Ir 93
c v8051ram i v8051_ram.vwfl Simulation Report - Simulation
Simulation Waveforms
Simulation mode: Functional
S MasterTime Bar: 21.375 ns Pointer: 827.81 ns Interval: 806.44 ns Start: En
A ps 333.32ns 666. 64ns 999.96 ns 1.333 us 1.667 us 2 us 2.333us 2.667us 3.2us 3.333us 3.667 us "2
Name 21.375 ns
1 crstk
2 W addr 1 1 X 1 TX
11 is bit addr
+ 12 in bit data
- 13 indata 2XxrX X X X X X X X X XXFr.ZXXEZQ.i__P7 X X X B~Xx ( ,%WC____V
I o WL out data X X 8 X A_ x a C __ AE X_ B X B2_ X B.A AC B_ B: ,--
33 out bit data
Figure 4.3-5: Byte Read / Write to RAM - Functional Simulation
U File Edit View Project Assignments Processing Tool Window Help
SI51_ramv 1 v851_ramvw ' ' 05 _ am- htel c
v8051_am v v 8051_ram.vw 1.1' v8051_ram-bytel.cvwl21.375 ns - Pointer:
1.24 us
Interval:
1.22 us Start:
' ps 333.32 ns 666.64 ns 999.96 ns 1.333 us 1.667 us 2.D us 2.333 us 2.667 us 3.0 us 3.333 us 3.667 us 4.D us
Name 21 375 ns
A
t : clk IM
2 2 addr X X 1 2 2 X X X X X X X X X -
- . 11 is bit addr
.12 in bit data
A13 in data X ~A2 , BXX::~ X hAXF' X X, A__ J,_
322 rd
S 23 wr
2L outdata A 2 E B B B6 B
S33 out bit data
Figure 4.3-6: Byte Read / Write to RAM - Timing Simulation
Timing Analyzer Summary
IF Required Actual From To Failed
Type Slack Time Time From To Clock Clock Paths
1 Vorst-case tsu N,/A N one 13.642 ns addr[5] out datal[1]regO -- clk 0
2 v/orst-case tco NA None 7. 915 ns out_data[5]~reg0 outdata[5] clk -- 0
3 V/orst-case th N,A None -0.432 ns addr[B] iram[34][5] -- clk 0
4 Clock Setup: 'clk' N/A None 145.69 MHz [ period = 6.864 ns ] sfr_pl [4] outbit _data-regO clk clk 0
5 Total number of failed paths 0
Figure 4.3-7: Worst-Case Delays in Timing Simulation40
Master Time Bar:
End:
Upcoming Pages
Here’s what’s next.
Search Inside
This thesis can be searched. Note: Results may vary based on the legibility of text within the document.
Tools / Downloads
Get a copy of this page or view the extracted text.
Citing and Sharing
Basic information for referencing this web page. We also provide extended guidance on usage rights, references, copying or embedding.
Reference the current page of this Thesis.
Rangoonwala, Sakina. A Verilog 8051 Soft Core for FPGA Applications, thesis, August 2009; Denton, Texas. (https://digital.library.unt.edu/ark:/67531/metadc11013/m1/50/: accessed April 23, 2024), University of North Texas Libraries, UNT Digital Library, https://digital.library.unt.edu; .