A Verilog 8051 Soft Core for FPGA Applications Page: Title Page
The following text was automatically extracted from the image on this page using optical character recognition software:
A VERILOG 8051 SOFT CORE FOR FPGA APPLICATIONS
Thesis Prepared for the Degree of
MASTER OF SCIENCE
UNIVERSITY OF NORTH TEXAS
Elias Kougianos, Major Professor
Saraju P. Mohanty, Co-Major Professor
Robert G. Hayes, Committee Member
Dave Clark, Exe Consulting, Industrial
Nourredine Boubekri, Chair of the Department
of Engineering Technology
Costas Tsatsoulis, Dean of the College of
Michael Monticino, Dean of the Robert B.
Toulouse School of Graduate Studies
Here’s what’s next.
This thesis can be searched. Note: Results may vary based on the legibility of text within the document.
Citing and Sharing
Basic information for referencing this web page. We also provide extended guidance on usage rights, references, copying or embedding.
Reference the current page of this Thesis.
Rangoonwala, Sakina. A Verilog 8051 Soft Core for FPGA Applications, thesis, August 2009; Denton, Texas. (digital.library.unt.edu/ark:/67531/metadc11013/m1/1/: accessed June 25, 2017), University of North Texas Libraries, Digital Library, digital.library.unt.edu; .