Fermi National Accelerator Laboratory

FERMILAB-TM-1748

An Approximate HSPICE Model for Orbit Low Noise Analog Bipolar NPN Transistors

T. Zimmerman

*Fermi National Accelerator Laboratory
P.O. Box 500, Batavia, Illinois 60510*

July 1991

An Approximate HSPICE Model for Orbit Low Noise Analog Bipolar NPN Transistors

Tom Zimmerman
Fermilab
July, 1991

Vertical bipolar NPN transistors can be fabricated cheaply through MOSIS by using the Orbit 2 um Low Noise Analog CMOS process. The collector is formed from an N-well, the base from a p-base diffusion, and the emitter from an N-diffusion. However, since this is a CMOS process there is no buried layer in the collector. Therefore the collector resistance is quite large. Also, the minimum emitter size is 8 um X 8 um, which is substantially larger than many fast bipolar processes. For certain applications, though, such as common base or emitter follower amplifiers, the performance of this transistor may be quite acceptable. However, no AC SPICE model is published for this device. This paper describes a simple approximate measurement method that was used at Fermilab to formulate an HSPICE model for these transistors. This method requires only a fast pulse generator and a good digitizing oscilloscope with an active FET probe for the AC measurements. Model parameters for two transistors of different size are then given. An invaluable reference used throughout this work is the Tektronix, Inc. publication "Modeling the Bipolar Transistor," by Ian Getreu (copyright 1976).

DC Parameters

DC parameters are easily measured using an H.P. Semiconductor Parameter Analyzer. Following is a list of basic parameters and how they were measured.

BF -- Forward beta = I_C/I_B

VAE -- Forward Early Voltage = $\Delta I_C/\Delta V_{CE}$

IS -- Saturation current. $\log(I_S)$ = Y-intercept of $\log(I_C)$ vs. V_{BE} curve

RC -- Collector series resistance. Measured by lowering V_{CE} at a given I_C until I_B begins to increase. $RC \approx (V_{CE} - 0.2)/I_C$.

R_B , R_E -- Hard to measure individually, but $R_B + (1+\beta)R_E$ is easily measured from the $\log(I_B)$ vs. V_{BE} graph. Ideally, this is a straight line, but R_B and R_E cause curvature at higher currents. The horizontal deviation from the ideal line at a given I_B is $\Delta V_{BE} = I_B R_B + I_E R_E$, thus $R_B + (1+\beta)R_E = \Delta V_{BE}/I_B$. For now, assume a reasonable R_E and then calculate R_B . Later tests can give a more accurate value for R_B (and thus R_E).

N_E , I_{SE} -- These model the low current decrease in beta. Using the $\log(I_B)$ vs. V_{BE} curve, the theoretical moderate current slope of the line is q/kT . At low currents, the slope is $q/(N_E kT)$. The y-intercept is $I_S I_{SE}$.

Junction Capacitance Parameters

To measure junction capacitances, the simple technique of applying a step voltage through a known resistance to the appropriate point and measuring the risetime is used. Parasitic minimization is very important, so an active FET probe must be used. Also, a large area transistor should be used so that junction capacitances are not swamped out by the parasitics. This transistor should be connected to the shortest possible leads if in a chip carrier. The parasitic capacitance is measured by disconnecting the bond wire at the die. This capacitance can then be subtracted from the following measurements.

C_{be} , C_{bc} measurement

The following circuit is used to make this measurement:

To measure C_{be} (base-emitter depletion capacitance) as a function of V_{BE} , V_C is set to a constant value above V_B (as high as is practical) to minimize C_{bc} (base-collector depletion capacitance), then V_B is varied and the risetime at the base measured. Once C_{be} is known, V_B is set to zero and V_C varied to measure C_{bc} vs. V_C (the value of C_{be} and the parasitics are subtracted from the measured value).

Values of the HSPICE parameters C_{JE} , V_{JE} , M_{JE} , and FC enter into the HSPICE calculation of C_{be} as a function of V_{BE} . C_{JE} is simply the base-emitter capacitance at $V_{BE}=0$. A simple method of determining the other parameters is to vary them empirically until the HSPICE calculation result matches the measured capacitance for the range of interest. HSPICE uses one of two methods to calculate the voltage dependent capacitance. It was found that the option $DCAP=1$ should be set to invoke the most accurate calculation for these junctions. Values for C_{JC} , V_{JC} , and M_{JC} (collector-base junction parameters) can be found in a similar manner.

Ccs measurement

The collector-substrate junction capacitance is measured using the same method, but by connecting the input circuit to the collector instead of the base, and varying V_C . The collector-base should be reversed biased by a constant amount (as high as is practical) in order to minimize base-collector capacitance. C_{JS} , V_{JS} , and M_{JS} can then be found by using the same method as for the other junctions.

TF measurement

The forward transit time is an important speed parameter, since it determines the base-emitter diffusion capacitance under forward bias. At first, one might suppose it could be easily measured by inserting a 50 ohm resistor into the collector of the circuit used for measuring C_{be} , and looking at the output risetime with a 50 ohm scope input, and thus calculate the total input capacitance. However, the presence of R_B and R_E affects the result, and the large collector resistance causes a substantial Miller effect. The simplest way to get an approximate value for TF , then, is to measure the output risetime for several different collector currents, and then model the circuit in HSPICE, using all the previously measured parameters, and adjust TF in the model until the simulated behavior matches the measured.

RB measurement

Since only the quantity $RB + (1+\beta)RE$ has been measured, it would be desirable to measure RB only. A simple dynamic method was derived from the fact that the input to a common base amplifier can look inductive due to the presence of RB . If a capacitor is connected from the emitter to ground, and the emitter is driven with a step current pulse, the common base output will ring, with the frequency being sensitive to the value of RB . Thus RB (and correspondingly, RE) was adjusted in the HSPICE model until the simulated response matched the observed response. This method seemed to work quite well for a small transistor (with relatively large RB), but for larger transistors care is required since the circuit becomes more sensitive to the stray inductance of the package leads.

Results

Parameters were measured for two different transistors on a test chip produced by MOSIS and designed by Dr. Vance Tyree. The layout of these is intended to be optimized for low parasitic resistance. One device is NPN1, a minimum size transistor with 8 μm X 8 μm emitter area. The other is NPN32, with 32 parallel minimum emitters. The junction capacitance parameters were measured only on NPN32, and were scaled for NPN1, based on the ratios of the junction areas of the two transistors. The results of all measurements are given here in the form of an HSPICE BJT model. Remember, $DCAP=1$ should be set in the .OPTIONS statement.

*Orbit minimum NPN (NPN1)

```
.model npn1 npn is=6.7e-17 vaf=35 bf=141 rc=800 rb=300 re=14.7  
+ne=1.46 ise=2.6 tf=60e-12 cje=.1p cjc=.1p cjs=.22p mje=.333  
+vje=.75 mjc=.5 vjc=.75 mjs=.5 vjs=.75 fc=.67
```

*Orbit big NPN (NPN32)

```
.model npn32 npn is=2e-15 vaf=35 bf=143 rc=65 rb=25 re=3 ne=1.46  
+ise=2.6 tf=60e-12 cje=3.2p cjc=2.1p cjs=2.0p mje=.333 vje=.75  
+mjc=.5 vjc=.75 mjs=.5 vjs=.75 fc=.67
```