70N=771029--3

Lawrence Livermore Laboratory

TRADEOFFS IN CAPACITOR BANK DESIGN


G. A. Leavitt

September 29, 1977



This paper was prepared for inclusion in the Proceedings of the Seventh Symposium on Engineering Problems of Fusion Research, Knoxville, Tennessee, October 25-28, 1977.

This is a preprint of a paper intended for publication in a journal or proceedings. Since changes may be made before publication, this preprint is made available with the understanding that it will not be cited or reproduced without the permission of the author.



TRADFOFFS IN CAPACITOR BANK DESIGN

G. A. Leavitt

Lawrence Livermore Laboratory, University of California Livermore, California 94550 The second of work to the second of work to the second of work to the second of the se

Summary

When designing a capacitor bank for energy storage, the engineer should not use more capacitors, voltage, or energy than necessary to supply the load and to overcome losses. Universal curves presented in this paper aid the designer in making intelligent choices. For example, there is a minimum stored energy to be achieved, but no minimum voltage at which to store it. Included in the curves are the effects of series losses such as voltage drops in regulator tubes or in current-limiting resistors. Capacitor bank designs for the neutral-beam power supplies on 2XIIB and TMX are compared using the developed criteria.

Introduction

The formulas for the design of a capacitor bank are well known and the procedures well established. However, the process of balancing costs is not quite so straightforward. Although there is no single most economic design, it is possible to define a good design. This paper attempts to provide those guidelines.

Analysis

A general diagram of a capacitor bank connected to a load by some series element is shown in Fig. 1(a). Assume that the series element regulates the load voltage and current to some value ${\rm V_L}$ and ${\rm I_L}$ for a period of T seconds and that the initial voltage on the bank ${\rm V_{CO}}$ decays away to some value ${\rm V_{CT}}$ at the end of the pulse duration T. These relationships are shown in Fig. 1(b).

Three ratios can now be defined that are indicators of how economically a bank has been designed. The first ratio is

$$E_r \approx \frac{\text{energy stored in the bank}}{\text{energy used by the load}}$$
.

This ratio can be calculated using the relationship for energy stored in a capacitor $(\frac{1}{2} \text{ CV}^2)$ and the energy used in the load (IVT):

$$\varepsilon_{\mathbf{r}} = \frac{\frac{1}{2} \; \mathsf{C}(\mathsf{V}_{\mathsf{C}0})^2}{\mathsf{V}_{\mathsf{L}}\mathsf{I}_{\mathsf{L}}\mathsf{T}} \; .$$

The second ratio,

can be calculated as

$$v_r = \frac{v_{C0}}{v_I}$$
 .

The third ratio,


is hard—to visualize, but it is calculated as the ratio c—he actual bank capacitance to an arbitrary reference—capacitance. The reference capacitance is found by equating the load energy $V_L^{T}{}_L T$ to the energy stored in + capacitor at V_1 and solving for $C_{\tt ref}$

$$\begin{aligned} & - \frac{1}{\text{ref}} \mathbf{v}_L^2 = \mathbf{v}_L \mathbf{I}_L \mathbf{T} \\ & \mathbf{c}_{\text{ref}} = \frac{2 \mathbf{I}_L \mathbf{T}}{\mathbf{v}_L} \\ & \mathbf{c}_{\mathbf{r}} = \frac{\mathbf{c} \mathbf{v}_L}{2 \mathbf{I}_L \mathbf{T}} \end{aligned} ,$$

A discussion of these ratios will be delayed until two equations are colored relating voltage $V_{\bf r}$ and energy $E_{\bf r}$ to $C_{\bf r}$, the capacitance ratio.

Referring again to the waveforms of Fig. 1, we see that

$$V_{CT} - V_{L} = V_{ST} = V_{S \min}$$






Fig. 1. The equations for the curves are derived from this generalized circuit diagram (a) and from the wave forms representing the bank decay and the load voltage (b).

 ${
m V}_{\rm ST}$ is given a special symbol because it represents the minimum voltage drop necessary across the series element. Now the voltage drop across the capacitor bank is related to the charge stored by

$$v_{CO} - v_{CT} = \frac{Q}{C} .$$

In this circuit, Q = I, T; therefore,

$$V_{CO} - V_{CT} = \frac{I_L T}{C} . \qquad (1)$$

From Fig. l(b), the voltage on the bank is also seen to be

$$v_{CO} = v_L + v_{S min} + (v_{CO} - v_{CT})$$
 (2)

Substituting Eq. (1) into Eq. (2) gives

$$v_{CO} = v_L + v_{S \min} + \frac{v_L^T}{c}$$
 (3)

Returning to the definitions of C, and E,

$$C_{r} = \frac{CV_{L}}{2I_{L}T},$$

$$E_{r} = \frac{\frac{1}{2}C(V_{CO})^{2}}{V_{r}I_{r}T},$$

we can express $\mathbf{E}_{\mathbf{r}}$ in terms of $\mathbf{C}_{\mathbf{r}}$ as

$$E_r = C_r \frac{(v_{c0})^2}{v_t}.$$

Now, the expression for v_{CO} found in Eq. (3) can be substituted into this relation, and one of the equations sought appears:

$$E_{r} = \left[\sqrt{c_{r}} (1 + c) + \frac{1}{2\sqrt{c_{r}}} \right]^{2}$$
, (4)

where the ratio of the minimum voltage drop in the series element to the load voltage drop is given the symbol ρ ; i.e.,




Fig. 2. These curves can be used to evaluate the design of a capacitor bank.

Vr = bank voltage

C = bank capacitance
minimum capacitance needed

ρ = minimum voltage drop in the series element

Capacitor bank designs for the neutral-beam power supplies on 2XIIB and TMX are plotted.

$$o = \frac{v_{\text{S min}}}{v_{\text{t}}}.$$

Equation (4) is plotted in Fig. 2 with ϱ as a parameter.

The second equation for the graphs in Fig. 2 is obtained from the definition of V_{μ} :

$$v_r = \frac{v_{CO}}{v_I}$$
 .

$$V_r = (1 + \varphi) + \frac{1}{2C_r}$$
 (5)

Evaluating the Design

Using the curves in Fig. 2, we can evaluate the relarive cost of a capacitor bank design. For example, a minimum energy can be stored, but there is no minimum voltage at which to store it. If one chooses to build a bank with $C_{\rm r}\approx 0.5$, he will store minimum energy but will pay for it by using 2.5 times the voltage required by the load. For example, if 40 kV is needed at the load, one must charge the bank to 100 kV.

Since it costs money to isolate high voltage, a good design will keep $\mathbf{V}_{\mathbf{r}}$ as small as possible. $\mathbf{E}_{\mathbf{r}}$ should also be as small as possible in order to store no more energy than is needed. The larger $\mathbf{E}_{\mathbf{r}}$ is, the greater is the energy wasted. The further to the right on the curves a design falls, the more must be paid for the capacitors to go into the bank. In other words, the greater $\mathbf{C}_{\mathbf{r}}$ is, the higher the cost because one chooses to charge at low voltage. Finally, since one would like no voltage drop in the series element, the curves for $z\approx0$ are the best one can do.

On the Tandem Mirror Experiment (TMX) and 2XIIB, the series element is a tetrode (4CM100000E) that does not regulate when the voltage drop across it is less than 3 kV. This means that for a 20-kV load, $z \approx 0.15$ or that the series element drop is 15% of the load voltage. The tetrode is a better choice for 40-kV loads because the losses in it are only 7.5% of the load voltage.

Also shown on Fig. 2 are some design points for 2XIIB 20-kV and 40-kV operation as well as for TMX 40-kV operation. The bank design for 20-kV operation was a good one, but the 40-kV designs were not as good, as shown by their position too far to the right on the curves. The 40-kV 2XIIB and TMX designs were redesigns of the 20-kV 2XIIB bank and not new designs.

Conclusion

The design of an energy-storage capacitor bank is not straightforward because there is no one best design. Because capacitors are expensive and occupy valuable room, the engineer wants to keep the total capacitance small. However, to do so he must store at higher voltages than he would if he made the capacitance large. He must then pay for isolating this voltage. A small capacitance also means he must store much more energy than he actually uses, and energy is expensive too.

Acknowledgments

I thank Gordon North for the ideas and suggestions that led to this paper. This work was performed under the auspices of the U. S. Energy Research and Development Administration under contract No. W-7405-Eng-48.