29
125-28
256 NTIS
SAND77-0858
Unlimited Release

3151

Memory Controlled Data Processor

MASTER

Charles S. Johnson

Prepared by Sandia Laboratories, Albuquerque, New Mexico 87115
and Livermore, California 94550 for the United States Department
of Energy under Contract AT(29-1)-789.

Printed December 1977

Sandia Laboratories

SF 2900 Q(7-73)

DISTRIBUTION OF THIS DOCUMENT IS UNLIMITED

DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency Thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.

Issued by Sandia Laboratories, operated for the United States
Department of Energy by Sandia Corporation.

NOTICE

This report was prepared as an account of work sponsored by the United States Government. Neither the United States nor the United States Department of Energy, nor any of their employees, nor any of their contractors, subcontractors, or their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any information, apparatus, product or process disclosed, or represents that its use would not infringe privately owned rights.

Printed in the United States of America

Available from
National Technical Information Service
U. S. Department of Commerce
5285 Port Royal Road
Springfield, VA 22161

Price: Printed Copy **\$4.50** ; Microfiche \$3.00

SAND77-0858
Unlimited Release
Printed December 1977

MEMORY CONTROLLED DATA PROCESSOR

Charles S. Johnson
TM Development Division 9421
Sandia Laboratories
Albuquerque, NM 87115

ABSTRACT

The Memory Controlled Data Processor (MCDP) was designed to provide a high speed multichannel processor and data formatter for the Adaptive Intrusion Data System. It can address up to 48 analog data channels, 48 bilevel alarm data channels, and numerous miscellaneous data channels such as weather and time. A digital comparator in the MCDP can make comparisons between the data being processed and threshold limits programmed for any channel. The MCDP is software oriented and has its instructions stored in a 4 K core memory.

NOTICE

This report was prepared as an account of work sponsored by the United States Government. Neither the United States nor the United States Department of Energy, nor any of their employees, nor any of their contractors, subcontractors, or their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any information, apparatus, product or process disclosed, or represents that its use would not infringe privately owned rights.

DISTRIBUTION OF THIS DOCUMENT IS UNLIMITED

CONTENTS

	<u>Page</u>
SUMMARY	7
1.0 General Description	9
2.0 Mechanical Description	12
3.0 MCDP Data Format	13
4.0 MCDP Codes	18
5.0 Memory Operation and Description	18
6.0 Electrical Operation	19
6.1 Nova 2 Interface to MCDP	26
7.0 Detailed Electrical Description	26
7.1 Nova Control Interface	28
7.2 MCDP Master Clock Circuit	30
7.3 Output Data Bus	31
7.4 Data Bus Functional Selection	32
7.5 Electrical Operation of MDB Board	39
8.0 Conclusion	39
9.0 Schematics	41

FIGURES

<u>Figure</u>		<u>Page</u>
1	AIDS Hardware	10
2	MCDP Location in AIDS	10
3	AIDS Block Diagram	11
4	MCDP Front Panel	12
5	MCDP Top View	13
6	MCDP Channel Codes	15
7	AIDS Format	16
8	MCDP Block Diagram	20

TABLES

<u>Table</u>		<u>Page</u>
I	MCDP Operational Codes	19
II	Organization of AIDS Time Code Words	22
III	AIDS Metro Data	23
IV	Channel Organization of AIDS	24
V	Nova 2 Instruction for the MCDP	37
VI	MCDP PROM Programming	34
VII	MCDP FROM Control Outputs	37

SUMMARY

This development report covers the design and operation of the Memory Controlled Data Processor (MCDP). The MCDP was designed to be the central data collector and formatter for the Adaptive Intrusion Data System (AIDS). AIDS was developed to collect data from intrusion alarm sensors as part of an evaluation system to improve sensor performance. AIDS is a unique digital data compression, storage, and formatting system. It also incorporates capability for video selection and recording for assessment of the sensors monitored by the system.

Instruction and formatting for the Memory Controlled Data Processor is done through the Nova 2 computer which controls the operation of the Adaptive Intrusion Data System. From the teletype, the operator may program the MCDP to the desired digital format. The limit values for compression checking can also be set through keyboard programming. The digital data from the MCDP can ultimately be recorded on a digital tape in a format that is directly compatible for playback through the User Oriented Data Reduction facility at Sandia Laboratories, Albuquerque.

MEMORY CONTROLLED DATA PROCESSOR

1.0 General Description

The Memory Controlled Data Processor performs the function of formatting data for AIDS (see Figures 1 and 2). All instrumentation data, with the exception of the video information, is routed into the Memory Controlled Data Processor (MCDP), which in turn, under control of a stored format in a core memory, organizes the data for temporary storage and possible future storage on digital tape.

The Memory Controlled Data Processor also interfaces with a number of other devices in AIDS (see Figure 3).

The Nova 2 AIDS controller interfaces to the MCDP to provide memory load instructions which tell the MCDP how to operate. The system controller also provides three basic control commands to the MCDP. These commands are "halt", "run", and "cal". "Halt" tells the MCDP to stop the output of all data. "Run" tells the MCDP to start its output of data. "Cal" tells the MCDP to operate in a calibrate mode. The "run" with "cal" command causes the MCDP to exclude data frames during a calibrate function so that short bursts of data may be transferred through the Nova and onto the digital tape. Also, when operating in the calibrate mode, an instruction in the MCDP inserts a "cal" word and permits the inclusion of the calibrate value into the data format as a recorded check on the system performance. The "run" without "cal" is the normal data collection mode of operation of the MCDP.

The Nova 2, in addition to loading the program into the memory, can perform various diagnostic checks upon the MCDP core memory and its interfaces. The Nova 2 can both write and read the MCDP memory which can store 4096 sixteen-bit words. This large-size memory allows for practically unlimited formatting of the MCDP.

Upon command from the MCDP, meteorological data stored in the random access memory of the IMP-16 Environmental Data Processor are transferred to the Memory Controlled Data Processor. This data transfer takes place during a Master Frame and provides a slower sampling of the meteorological data since these data do not change at very rapid rates.

The time code generator provides a parallel, 30-bit binary transfer of time to the Memory Controlled Data Processor for subsequent incorporation into the format.

Figure 1. AIDS Hardware

Figure 2. MCBP Location in AIDS

The Memory Controlled Data Processor has one output bus on which six-bit parallel data words are transferred to the Mass Memory Formatter (MMF). The bus also has three additional nondata signals which go to the MMF. One signal is a master frame sync pulse. The second signal is a "keep bit" which tells the Mass Memory Formatter whether the data should be saved or discarded. The third signal going to the Mass Memory Formatter is a 1-MHz clock signal which the MMF uses as its internal clock.

Once the MCDP is placed in the run mode, it will operate continuously, collecting, formatting, and transferring the data to the Mass Memory Formatter. The presence or absence of a keep bit tells the MMF whether it should store or discard the data. Even if the data are not being recorded on digital tape, the Memory Controlled Data Processor is operating and processing the data. Only the Nova system controller can send the signal to halt the MCDP. If the AIDS is operated in the bilevel-video-only mode, then the MCDP will be in the "halt" mode, and no data will be transferred through to the MMF.

2.0 Mechanical Description

The major circuitry of MCDP is on a wire-wrapped IC board housed inside a standard 19-inch rack-mounted chassis with 3-3/4-inch-high front panel. The front panel has four indicator lights on it. One is the "Power On" lamp and the other three are LED's which show the status of the MCDP (see Figure 4). The MCDP has 173 integrated circuits and two component modules on the Augat wire-wrap board (see Figure 5). A single 5-volt power supply provides power to operate the MCDP circuitry. Cables on the Augat board run to the back connectors where they fan out to all of the other system chassis providing data and commands to the MCDP.

Figure 4. MCDP Front Panel

Figure 5. MCDP Top View

3.0 MCDP Data Format

The format of the Memory Controlled Data Processor is unlike most other data formats. It was especially designed to handle the data problems of the Adaptive Intrusion Data System. The MCDP must be constantly on-line, collecting and formatting data, and as such would soon fill rooms full of digital tape if some methods were not devised to limit the amount of data stored.

Two methods are used to reduce the amount of data that is to be collected by the Adaptive Intrusion Data System. One method is to collect only data when wanted; namely, as the time of alarm and periodically throughout the day to record the weather conditions existent at these time intervals. Therefore, data are collected and stored permanently on tape only when an alarm occurs and at a background rate that is software selectable from one minute to an hour. The system also has the capability of calibrating itself periodically to determine that all the system channels are operational. This is done not only at the beginning of every data tape but also periodically throughout the day at time intervals selectable by software options.

The second method used to reduce the amount of data stored is to delete samples of the data that are of no consequence or interest to the user. This is done in the MCDP by making comparisons of data to find out if the data are worth saving. This data comparison is a part of the uniqueness of the MCDP. Upper and lower threshold limits may be set into the memory portion of the MCDP and remain there to be compared with the actual output of a given channel every time

that channel is sampled. If a given channel is within the limit bracket, then a keep bit will be generated. The keep bit is a digital bit that accompanies the parallel transfer of output data to tell the Mass Memory Formatter whether to store the data or delete it. Since data can be deleted, it is necessary to tag all data channels with their own channel code.

A summary of these channel codes is shown in Figure 6. The first 48 channel codes are devoted to specifying the analog data channels. The next four codes are allocated to the bilevel data channels. The channel codes are designated by decimal numbers and by octal numbers. Octal numbers are used to refer to these channels in this write-up since most of the printouts in the system will print the data words and channels as octal numbers. Octal 64 is a word rate channel code and identifies the selected MCDP data rate. Word rate will appear in every master frame. A description of the format structure will follow in subsequent paragraphs. Other channel codes identify weather, time, end of master frame, end of data frame, and the calibrate word. The last six channel codes are reserved for the possible addition of other required data words for future application.

In order to improve the output rates of the MCDP, all data are handled in parallel words of six bits. The format and the definitions of the structure of the AIDS format is shown in Figure 7. The master frame is defined as a serial number of six-bit words that contain first a synchronizing word called sync word and a sample of all data that are to be collected by the system. As the illustration shows, there are five basic parts to the master frame. The first four words are the sync words. After the sync words are the special data codes giving information about the mode of operation of the MCDP. The third part of frame is the group of environmental words. The fourth part of the master frame is a programmable format that may be utilized to instruct the collection of data from bilevel and analog channels. The fifth part is a unique code that terminates the end of the master file.

The synchronization words have uniqueness only in the fact that there is a low probability of finding these four words anywhere else in any possible data sequence and they are based upon correlation sequences used for pulse code modulation digital systems. It is impossible to choose a given word that would be unique in six bits and guarantee that this word would not appear in the data stream. Consequently, a minimum of four words were chosen to be the unique sync locator for the master frame.

The synchronization words are followed by special codes such as the time channel code which in turn is followed by five 6-bit words that are the binary value of the time being fed into the MCDP. Word rate channel code is followed by a number indicating the system word rate. The word rate corresponds to one of seven possible word rates that can be selected by the operator. A calibration code occurs only when the system is in a calibrate mode and is followed by the calibration value that is loaded into the two digital-to-analog converters generating voltages for the input signals to the Environmental Data Processor and the Analog Signal Conditioner Interface.

<u>X₁₀</u>	<u>X₈</u>	<u>Binary Code</u>	<u>Channel Code</u>
0	0	000000	Analog Ch. Code
1	1	000001	
2	2	000010	
3	3	000011	
4	4	000100	
5	5	000101	
6	6	000110	
7	7	000111	
8	10	001000	
9	11	001001	
10	12	001010	
11	13	001011	
12	14	001100	
13	15	001101	
14	16	001110	
15	17	001111	
16	20	010000	
17	21	010001	
18	22	010010	
19	23	010011	
20	24	010100	
21	25	010101	
22	26	010110	
23	27	010111	
24	30	011000	
25	31	011001	
26	32	011010	
27	33	011011	
28	34	011100	
29	35	011101	
30	36	011110	
31	37	011111	
32	40	100000	
33	41	100001	
34	42	100010	
35	43	100011	
36	44	100100	
37	45	100101	
38	46	100110	
39	47	100111	
40	50	101000	
41	51	101001	
42	52	101010	
43	53	101011	
44	54	101100	
45	55	101101	
46	56	101110	
47	57	101111	Analog Ch. Code
48	60	110000	Bi-Level Ch. Code
49	61	110001	
50	62	110010	
51	63	110011	Bi-Level Ch. Code
52	64	110100	Spec. Instruction
53	65	110101	Weather
54	66	110110	Time
55	67	110111	End of M.F.
56	70	111000	End of D.F.
57	71	111001	Add. 64 to next word
58	72	111010	Add 128 to next word
59	73	111011	Add 192 to next word
60	74	111100	Add 256 to next word
61	75	111101	Add 320 to next word
62	76	111110	Add 384 to next word
63	77	111111	Reserved

Figure 6. MCDP Channel Codes

Figure 7
AIDS Format

The weather data are defined by their channel word and consist of a fixed number of words depending upon the micro-instructions stored in the MCDP processor. For example, the system installed in trailer B-60 (presently located at Rocky Flats, CO) contains a PROM which calls up 11 environmental data words. The system installed at the Sandia Alarm Development Laboratory (SADL) in Area III, SLA, calls up seven environmental data words. To change the number of data words it is necessary to reprogram one of the programmable read-only-memories utilized in the timing and control of the MCDP.

The programmable part of the master frame can be altered by instructions from the keyboard of the teletype attached to the system controller. The analog and bilevel channels words can be called up in any sequence desired by the user. A channel code called "main frame end code" uniquely terminates the end of the master frame. The MCDP can output two master frame formats. When the MCDP is operated in a calibration mode, the master frame will contain a calibration channel code word and the value of the calibrate voltage that is being utilized to calibrate. The "run" master frame does not contain the calibrate word but is in all other respects identical to the "calibration" master frame. Also, when the system is in "cal", the MCDP will output only calibration master frames. No data frames will be in the output.

The data frame is the programmable part of the master frame plus an "end of data frame" code. The "end of data frame" code uniquely terminates the end of a data frame and is followed by two 6-bit words from a counter which records the number of that particular data frame. If no data are to be kept for any particular data frame, then even the "end of data frame" code and its count will be deleted from the data stream and will not be stored in the mass memory. Whenever data are to be kept, the "end of data frame" code will show the count of that particular frame.

The "end of data frame" code counter down-counts to zero so that the last data frame that occurs before a new master frame will have an all-zeros count in it. This particular "end of data frame" code with a zero count will always occur. Thus, for example, if an octal printout of the data shows that the "end of the main frame" code, which is an octal 67, is followed by the "end of data frame" code with a zero count attached to it, then all of the programmable data format in the data frames have been deleted because there was no activity in the bilevels and/or because all analog data channels were not above the assigned threshold values.

A "super" frame consists of all data frames and a master frame. In the system, the maximum ratio of data frames to master frames is 4095. This is an indication of the maximum data compression the system can apply to the channels. That is, it can be set to collect 4095 data frames and one master frame, and delete every one of those 4095 if they do not contain data of interest. The number of data frames should be selected so that the sample rate of the analog channels is great enough to prevent any aliasing problems with the data being collected. Both the word rate and the number of data frames are variables that can be changed to adjust the sampling rate.

4.0 MCDP Codes

There are a number of different instructional codes within the MCDP system. One set is the command code in the instructions coming from the Nova 2 computer. The computer sends a DOA command and instructions in bits 12 through 15 of a binary 16-bit word which causes the MCDP to perform functions such as halt, run, load word rate, load number of data frames, etc. These codes have direct bearing upon the functions of the MCDP and are called command codes in the description.

The other codes associated with the MCDP are operational (op) codes and channel codes. The channel codes are placed in the parallel data stream out of the MCDP for identification of the various channels and functions being performed. See information under data format for additional descriptions on the channel codes.

The operational code is present only in the instructions that the MCDP receives from the memory. This code directs the MCDP to perform one of several micro-instructions. The op codes are located in bits 0 to 3 of data words from the Nova and are summarized in Table I. Notice that the programmable-read-only-memory addresses are derived from the op codes by adding four least-significant-bit zeros to the op code. When an instruction is pulled from memory, circuits in MCDP decode the op code and, based upon that code address, a section of the programmable-read-only-memory and start a micro-instruction subroutine. These PROM's (MM6301) contain the instructions to implement a formatting of each memory instruction. This is true with the exception of the upper and lower threshold codes which never addressed the PROM. The threshold op codes institute an asynchronous sequence which cause their values to be loaded into a digital comparator. The "calibrate" function has no op code assigned since it is a branch instruction of the "word rate" function. If the MCDP has been placed in "cal", then a conditional instruction in the micro-instructions will allow the "word rate" sequence to output the calibrate op code followed by the calibrate value that has been loaded into the MCDP calibrate register by the Nova 2 computer.

5.0 Memory Operation and Description

The instructional codes for the operation of the MCDP are stored in a 4096 bit read/write memory (Dataram DR-101) housed in its separate chassis. The entire 4K memory is on one card inside the chassis with its own power supply. It is capable of operating in both half-cycle and full-cycle modes, but for this particular application it is used only in the full-cycle mode. It has a cycle time of approximately 650 nanoseconds, with an access time of 300 nanoseconds. The word length in the memory is 16 bits and corresponds to the same word length of the Nova 2. Interface to the memory is treated as true logic; that is, a 5-volt signal is a "1" and 0 is a "0". Registers within the memory are used at various times for holding data available for further instructions in the operation. These registers make the instructional words available to other buffer registers inside the MCDP. For a more detailed description of the performance of the DR-101 memory system, see the Dataram manual on the memory.

TABLE I

MCDP Operational Codes

	PROM Octal Address	OP Code Binary	OP Code Octal
Time	000	0000	00
A. C. 6/6	020	0001	01
A. C. 6/12	040	0010	02
A. C. 12/6	060	0011	03
A. C. 12/12	100	0100	04
Weather	120	0101	05
(Reserved)	140	0110	06
(Reserved)	160	0111	07
(Reserved)	200	1000	10
Master Fr. End	220	1001	11
Upper Threshold	240	1010	12
Lower Threshold	260	1011	13
Word Rate	300	1100	14
Bilevel	320	1101	15
Sync	340	1110	16
Data Fr. End	360	1111	17

6.0 Electrical Operation

The Memory Controlled Data Processor will perform its tasks without any external signals or instructions when it is in a "run" mode. The output format comes from the programming done by the Nova 2 computer (Figure 8). The Nova has access to the Nova buffer in the MCDP and can instruct the MCDP via the command codes. The "halt" command stops the MCDP until further instructions are received. With the MCDP in "halt" condition, the Nova can read and write the 4K core memory used by the MCDP. Format instructions are routed from the Nova through buffers to the 4K memory. After writing an instruction, the Nova will read the instruction to verify that the core memory has been properly written. There also exists a set of routines which permit the operator to diagnose problems associated with this portion of the MCDP and 4K memory. As part of the set-up routine, the Nova will transfer the MCDP word rate and store it in the word rate latches. During the preparation for the calibration sequence, the Nova also transfers a value of the calibration voltage and stores it in the calibration latches. The number of data frames to be utilized in the format are stored in the data frame latches. Since these are volatile latches, the values programmed into them must be reprogrammed should the MCDP power be interrupted. Although it is not necessary to reprogram the 4K memory, it is done as part of an automatic routine in programming the other volatile information latches in the MCDP.

Figure 8. MCDP Block Diagram

The MCDP will operate in a stand-alone mode after the Nova computer issues a "run" command. The first instruction from the 4K memory will be accessed and put on the core memory control bus. The MCDP timing and control circuits on the core memory control bus read the operational code (op code) in the instruction and begin the sequence of data formatting (see Figure 8).

In the normal mode of operation, the first op code that appears at core memory address zero is a sync code. Timing and control circuits decode this instruction which cause the channel code latches to store the synchronization word. Timing and control circuits cause the channel code buffer to transfer the sync word onto the tri-state bus and shift it into the 5-bit data shift register. The data shift register is 6 bits wide by 5 bits in length.

Two nondata shift registers store housekeeping information about the data word and shift that information in parallel with the data word to the Mass Memory Formatter. One shift register carries the "master frame pulse" when it is present. This pulse marks the occurrence of the master frame sync word. The other shift register stores the "keep bit" information on whether it is desirable to keep the data and store the data in the memory or whether the data should be dropped. If the bits in this register are ones, then the data will be saved. If the bits are zeros, then the data will be dropped.

All the shift registers must be 5 bits long to temporarily store the data and pulses while determination of their final disposition is made. The longest combinations of words in the system consists of a bilevel channel code followed by four 6-bit bilevel words. When a word has been completely loaded into the register, then the keep bit control circuit will decide whether to flag the word to keep it or whether it may be dropped. Words in a master frame are always saved for storage in the memory. Words in the data frames may or may not be stored.

The next word in a format is the time channel code. The 4K memory dumps the op code word onto the control bus. The time code channel word is transferred through the channel code latch and buffers to the tristate bus. Simultaneously, the timing and control circuit recognizes this as an instruction to output time and activates in a serial sequence to transfer the five 6-bit words through the time code buffer onto the MCDP tristate bus. The time data are shifted through the parallel shift register. Since the master frame is always saved, the keep bit control has no effect with these words. See Table II for the organization of bits in the time words.

The next word in the format is the word rate. The timing and control circuit recognizes that word rate is present and transfers from the word rate buffers to the tristate buffers. If the MCDP is in a "run" mode without "calibrate", then the timing and control circuit would initiate the core memory for the next instruction.

TABLE II

Organization of AIDS Time Code Words
(s = seconds, m = minutes, h = hours, d = days)

Channel Codes	MSB			LSB		
	6_8			6_8		
	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>
1st word (256d)	(128d)	(64d)		(32d)	(16d)	(8d)
2nd word (4d)	(2d)	(1d)		(16h)	(8h)	(4h)
3rd word (2h)	(1h)	(32m)		(16m)	(8m)	(4m)
4th word (2m)	(1m)	(32s)		(16s)	(8s)	(4s)
5th word (30)	(10)	(0, 8s)		(0, 4s)	(0, 2s)	(0, 1s)

In a "run" mode with "calibrate," master frames are the output of the MCDP. Calibrate words occur only in this mode of operation. The calibrate words occur only in this mode of operation. The calibrate channel code and values will follow the word rate channel code and value as a result of the branch instruction of the word rate micro-instruction set in the timing and control PROM. The micro-instruction checks for the calibrate mode and will transfer a calibrate channel code onto the tristate bus. Immediately following the calibrate word, will be two data words containing the calibrate value which the Nova has transferred to the calibrate latches. Each time the Nova initiates a new calibrate routine, it halts the MCDP, loads a new calibrate value, and then instructs the MCDP to run again. In a system calibration sequence, the Nova will output 21 calibrate steps and cause the input calibration voltage to change from -10 to +10 volts.

Weather data are collected and processed by the Environmental Data Processor external to the MCDP. To obtain these data, the MCDP must in its weather micro-sequence interrogate the memory of the Environmental Data Processor. When a weather instruction is called out of the 4K core memory, the micro-instruction set inside the MCDP will send a "data request" pulse to the Environmental Data Processor. This initializes the Environmental Data Processor and captures its internal bus for external data transfer. The micro-instruction set will then send out requests for a predetermined number of data words. At the present time, because of a greater number of meteorological sensors, the Rocky Flats installation outputs 22 six-bit words after the channel code, while in the SADL the channel code is followed by 14 six-bit words (see Table III).

TABLE III
AIDS Metro Data

Channel	Data	Units	Range
0	Temperature, Trailer	^o F	-30 - +130
1	Wind Speed, Trailer	mph	0 - 100
2	Wind Direction, Trailer	deg. az.	0 - 360
3	Relative Humidity, Trailer	percent	0 - 100
4	Precipitation Rate, Trailer	in. /hr.	0 - 9.99
5	Potential Gradient, Trailer	(volt/meter) ÷ 10	-999 - +999
6	Precipitation Accumulator, Trailer	0.01 in.	0 - 255
7	Wind Speed, Remote, Corner Sectors 4 and 5	mph	0 - 100
8	Wind Direction, Remote, Corner Sectors 4 and 5	deg. az.	0 - 360
9	Wind Speed, Remote, South End, Sector 3	mph	0 - 100
10	Wind Direction, Remote, South End, Sector 3	deg. az.	0 - 360

All data are right justified, straight binary coded. Bit 11 is sign bit for all channels. "1" indicates data are positive (+) and "0" indicates data are negative (-). For location purposes, Bit 0 = LSC is rightmost bit and Bit 11 = MSB is leftmost bit. Rocky Flats uses all eleven data words, while SADL uses only the first seven words.

The bilevel channel codes identifiers are 60 and 61. Each of these channel codes is followed by four 6-bit words representing the channels assigned to that particular word; that is, channel code 60 is followed by channels 1-24 and 61 is followed by channels 25-48. See Table IV for the designation of the channel assignments in the bilevel words. The bilevel instructions are called from the MCDP core memory and institute a sequence which causes the bilevel channel code to be passed onto the tristate buffer. At the same time, the bilevel control sends information to the bilevel alarm monitor box, external to the MCDP. This code interrogates the bilevel alarm monitor and causes it to return the data on the status of the bilevel inputs to the MCDP. The respective channels associated with the channel codes are then organized and passed through the bilevel data buffer onto the tristate bus. At the same time, the bilevel control monitors the status to see if any of the data channels are active. If they are, they generate a "keep" bit for the system and it is fed to the keep bit control which in turn will set five bits to "one" in the keep bit shift register associated with the output shift registers in the MCDP.

TABLE IV
Channel Organization of AIDS

	<u>Bilevel Words</u>					
	<u>MSB</u>			<u>LSB</u>		
Channel Codes	6_8			0_8		
	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>

	<u>Channel Numbers</u>					
1st word	1	2	3	4	5	6
2nd word	7	8	9	10	11	12
3rd word	13	14	15	16	17	18
4th word	19	20	21	22	23	24

Channel Codes	6_8	1_8
---------------	-------	-------

	<u>Channel Numbers</u>					
1st word	25	26	27	28	29	30
2nd word	31	32	33	34	35	36
3rd word	37	38	39	40	41	42
4th word	43	44	45	46	47	48

The MCDP is configured to address up to 48 analog channels and to process those data from those channels by formatting them into either 6 or 12 bits of binary data. The programmer sets up the format from the keyboard of the Texas Instruments Silent "700" attached to the Nova 2 and can direct the analog channels to be 6, 7, 8, 9, 10, 11, or 12 bits, but in all cases the output from the system will be the channel code followed by either 6 or 12 bits of binary data. The instruction loaded in from the keyboard merely indicates to the data reduction computer how many significant bits of data to process. Whenever an analog channel instruction is pulled from memory, its op code again causes the channel code to pass onto the tristate bus. At this same time, the timing and control circuit reads the op code part of the instruction and causes the channel address to be sent to the Analog Signal Conditioner Interface to select the appropriate channel. The timing and control circuit also generates a strobe to latch that data value in the Analog Signal Conditioner Interface. The analog-to-digital converter will then sample and digitize the data of the selected

channel. The output from the analog-to-digital converter is transferred to the analog data latches in the MCDP. At the appropriate time, the analog data latches output will be compared against the upper and lower thresholds which have been previously called up from the 4K core memory as a result of a sequence also initiated by the analog op code instruction. The digital comparator simultaneously compares the programmed upper and lower threshold limits. If these limits are 0 or 10.24, then the MCDP will pass all data samples and the keep bit will always be generated. If comparison with either the upper or lower threshold indicates that the data word is less than the upper threshold or greater than the lower threshold, then a keep bit will be generated. If the comparison indicates that the data are greater than the upper or less than the lower, then the keep bit will not be generated. Even though the data are ultimately sent via the analog data buffer to the tristate bus, the data will be dropped and never loaded into the mass memory if a keep bit is not present. Thus, the MCDP performs a data compression routine on all the analog channels to determine whether or not that data should be temporarily stored.

Two other housekeeping functions and channel codes are evident in the output stream of the MCDP. The end of master frame code 67 is placed always at the end of every master frame. When this appears in the data stream, it indicates the beginning of a series of data frames, the number of which depends upon the software programming that has been set into the MCDP. The 67 code follows the same route as various other codes as it is transferred from the 4K memory through the channel code latch and the channel code buffers onto the tristate bus. The appearance of "end of master frame" code will also set the MCDP for a conditional jump in the address register of the memory control. If a calibrate sequence has been called for by the Nova, then a branch instruction will cause the address register to be reset to 0 and it will begin again at the first address in the memory. However, if no calibrate sequence is present, then the sequence attached to the "end of master frame" code will generate a jump to address 2048 in the 4K memory. Stored at that address are the instructions for the data frame format. The program loops on these instructions for the number of data frames called for by the programming in the MCDP.

The last unique code defined for the MCDP is the "end of data frame" code, number 70. The "end of data frame" code is always followed by two words representing the down count of data frames. Thus, if the program were set for five data frames, the data frame counters would down count 4, 3, 2, 1, 0 and then begin with the master frame again, repeating this cycle continuously. If a data frame has valid data anywhere in its structure that generated a keep bit, then a keep bit will be generated for the "end of data frame" code and the count that follows it. However, if there are no data in a data frame to be stored, then no "end of data frame" will appear until the last frame which will contain a 70 followed by two zero count words. This signifies that all the data have been dropped out and the time stretch from master frame to master frame must be plotted out in the data reduction. It also eliminates any data in these frames and saves valuable storage space both in the mass memory and on the digital tape.

The most complex part of the MCDP is the timing and control circuit which contains the micro-instructions. Each op code in the instruction set stored in the core memory will address a portion of the PROM's in the timing and control circuit. The phase clock will then proceed to advance the address in the PROM's. Eight addresses are sequenced for each data word that is transferred from the MCDP. At the proper time in any sequence, a micro-instruction will call up a new op code and load it into the PROM address register to begin another coded sequence. The control of MCDP is similar to computer control in that the instructions for the format are stored in a core memory that can easily be changed. The micro-instructions in the PROM's are similar to the micro-steps a computer makes to perform some functions such as multiplication except that the MCDP micro-instructions are associated with data formatting functions.

6.1 Nova 2 Interface to MCDP

The Memory Controlled Data Processor is under control of the Nova 2 computer since all of the commands it will execute and the op code format instructions that it runs upon are loaded from the Nova 2 computer. These instructions and outputs from the Nova 2 come through an interface board which is called an MDB board. The MDB board is inside the Nova 2 computer and is a basic interface board manufactured by MDB Systems, Inc. For purposes of this instruction, the MDB board will be referred to simply as that, the interface board associated with the Memory Controlled Data Processor. There are other MDB boards associated with other interfaces in the AIDS.

The MDB board is wired so that it has a device code of octal 26. Hence, whenever the Nova 2 desires to communicate with the MCDP, it will output the instruction to device 26_8 . The output instructions are halt, run, calibrate, start and stop, load, load complete, read, read complete, word rates, and number of data frames. Also instructions come out in the form of data to be loaded in the memory associated with the MCDP. These instructions are memory addresses, data words, and requests by the Nova to interrogate the memory to see that it has loaded the instructions properly (see Table V for summary of instructions). The Nova can also request the status of the MCDP regarding its operational modes such as halt, read, load, cal, or run. All of the instructions for communication between the Nova and the MCDP are summarized in the following set of Nova 2 instructions.

7.0 Detailed Electrical Description

The Memory Controlled Data Processor and its operation will be described in detail in the following section. All IC numbers refer to schematic CK-T42634 (see Figure 9 in Section 9.0). The circuitry was built on a wire-wrap plane made by Augat in which the positive power bus is sandwiched in the interior of the board and ground planes are present on the outside of the board. This board is manufactured with IC socket pin 16 connected to the positive power bus and IC socket pin 8 connected to the ground plane. These power and ground connections are used on all sockets with exception of the IC's for the output shift registers E1 through E8 and the component module C10 in socket A24. All IC's will be referenced by their location on the wire-wrap board. There are six major sections on the board labeled A through F and in each section of the board, there

are 30 IC's. For example, an IC E8 would be located in socket number 8 in the E section of the board. The schematic also shows an U number listing of the IC's. This description does not use the U numbers since it is easier to find a given IC from the alphanumeric designation related to the board location.

TABLE V

Nova 2 Instructions for the MCDP

DEVICE CODE 26_8

NMEMONIC MCP

PRIORITY MASK BIT 6

1. DOA -, MCP (DATA OUT A, MEMORY CONTROLLED DATA PROCESSOR)

OUTPUT DATA

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MSB		Cal Value						LSB			Command Code				

COMMAND CODE:

- 0 - HALT
- 1 - RUN
- 2 - CAL START (Cal Value Bits 0-11)
- 3 - CAL STOP
- 4 - LOAD
- 5 - LOAD COMPLETE
- 6 - READ
- 7 - READ COMPLETE
- 8 - WORD RATE
- 9 - NUMBER OF DATA FRAMES

2. DIA -, MCP (DATA IN A, MEMORY CONTROLLED DATA PROCESSOR)

INPUT STATUS DATA

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

- 10 - HALT
- 11 - READ READY
- 12 - LOAD READY
- 13 - CAL MODE
- 14 - RUN MODE
- 15 - ERROR

3. DOB -, MCP (DATA OUT B, MEMORY CONTROLLED DATA PROCESSOR)

OUTPUT DATA

MCP MEMORY ADDRESS*

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

*RIGHT JUSTIFIED

(cont next page)

TABLE V (cont)

4. DOC -,MCP (DATA OUT C, MEMORY CONTROLLED DATA PROCESSOR)

OUTPUT DATA*

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

*RIGHT JUSTIFIED

5. DIC -,MCP (DATA IN C, MEMORY CONTROLLED DATA PROCESSOR)

INPUT DATA

DATA WORD*

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

*RIGHT JUSTIFIED

Twelve groups of pins on the board are used to provide connections to the board. These pins are designated by their position above letter groups of sockets. The first letter shows the group such as "A" and the second designations J1 or J2 for the pins above that section of the board. Connections to these pins run either to the chassis front panel wiring or to the input and output connectors on the back of the chassis.

The function of the MCDP is to format all the data in the AIDS system into a parallel six-bit-wide data stream for ultimate storage on digital tape. The data come from the time code generator, the Environmental Data Processor, the Analog Signal Conditioner Interface, the Bilevel Alarm Monitor, and the Nova calibrate functions. The Nova 2 computer loads the format instructions into the MCDP's core memory and issues the command signal to operate the MCDP to the "run" mode. However, once the Memory Controlled Data Processor has been given the "run" command, it will run without further signals from the Nova 2 formatting data for storage. If power should be removed, the MCDP will again require initialization by the Nova 2. If power is applied, after a power removal, the system may or may not go into the "run" mode and if it does enter the "run" mode, it will not have the proper word rates and frame numbers stored in the internal registers.

7.1 Nova Control Interface

The IC's used in the MCDP are all TTL logic from the SN74XX series. For ease of description, the SN designation will be dropped.

IC's labeled A1, A3, A4, and A10 are 7414. These IC's are used as line receivers for signals sent from the Nova computer. A5 is a package of pullup resistors which provides terminations for the open collector circuits originating in the Nova 2 MDB board. The outputs of these

buffer inverters are fed to a number of circuits within the MCDP. One circuit is made up of a group of latches; B4, B5, and B6. Data being routed to the MCDP core memory are transferred to these latches when a DOC pulse is sent to strobe the data into the latches.

The data on the Nova lines are also routed to three 74157's. These IC's are a digital selector consisting of B14, B15, and B16. This selector determines whether addressing information will be controlled by the Nova or by internal control from the MCDP. When the MCDP is in the "load" or "read" function, the Nova has access through the selector to B1, B2, and B3 which are 74193 counters with a parallel load capability. When data are placed on the Nova output bus and a DOB is issued, the 74193's will accept those data. The data word placed in the B1, B2, and B3 register is an address for the core memory.

A "loading" sequence from the Nova is instigated by first issuing a "load" command which is an instruction and a DOA control pulse. The DOA causes decoders A20 and A19 to interpret the data word on the Nova bus as a command word. The load command causes the multiplexer IC's B14, B15, and B16 to shift to the output of the register buffers A1, A3, and A4. Next, the Nova can issue a data word with a DOC which will cause data to be stored in the register B4, B5, and B6. The next instruction should be a memory address of where the data are to be placed in the core memory. The address is stored in B1, B2, and B3 by a DOB pulse which also causes the initiation of a memory cycle. The memory cycle initiation is started by the DOB pulse being applied to pin 10 of A16. The output of A16 appears as a one-shot pulse of a nominal width of 200 nanoseconds which is applied through an inverter in E15 to J4 to the core memory. The data in the registers B4, B5, and B6 are routed to the address determined by B1, B2, and B3 and stored in the memory.

To read the memory, the Nova again issues a series of commands. One command will be in instruction with a DOA to cause the A20 decoder to output a "read" pulse to the core memory control. With "read" stored in the MCDP as a function, then the Nova will issue an address with a DOB command. The DOB command again initiates a memory cycle which causes the memory to read the data at the selected address. The output of the core memory is available to the MCDP through a series of buffers formed by IC's A6, A7, A8, and A9. These are open collector buffers that tie onto the Nova lines. A DIC pulse from the Nova will be applied through inverters in A17 to enable the data standing in the output of the core memory to be passed onto the common collector lines going back to the Nova. In the MDB board in the Nova 2, the DIC pulse will strobe the data present on the lines into a set of latches which in turn interface with the Nova 2 data bus. Thus, with this series of commands, the Nova 2 can write and read the core memory associated with the MCDP. It also can issue command instructions such as halt, run, cal start, cal stop, load, load complete, read, read complete, word rate load, and data frame load by use of the decoders A19 and A20 and the DOA command.

Before beginning any sequence of loading such as described in previous sections, the Nova would have issued a "halt" command to stop the master MCDP clock. To resume operation, the Nova must issue a "run" command to enable the master clock in the timing and control circuits.

The Nova may check the status of the MCDP by issuing a DIA instruction which enables buffers A11, A12, and A13. Enabling these buffers will in turn put such functions as halt, run, and cal on the output status line which is then shifted through the MDB board to the Nova data bus. All of the instructions DOA, DOB, DOC, DIA, and DIC are "or"ed in a unique way in A16 to generate a "done" pulse that is returned to the Nova 2. The done pulse comes from pin 13 of A16. It may be triggered by an input from DOA on pin 2 of A16 or by a pulse from the B30 "or" gate. The "done" pulse informs the Nova 2 that the instruction it has issued has been received and performed.

7.2 MCDP Master Clock Circuit

Sheet 2 (of 3) of the schematic contains the MCDP clock circuitry. The basic oscillator for the system is a crystal controlled Motorola 20-MHz oscillator, K1001A. The output of the 20-MHz oscillator is divided by C28, C27, C26, and C22 and C21. These IC's divide the frequencies to provide a range of clock frequencies from 500 kHz to 5 MHz.

The outputs from the various counters are inserted into the multiplex selector C23. A binary code appearing on pins 9, 10, and 11 will control the selected output from pin 5 of C23. This output then goes to one flip-flop in C21 and is further divided by 2. Should the MCDP be commanded to halt, then pin 15 of C21, and pins 14 and 15 of C25, are switched low to all counter action. All clocks are stopped except the 1-MHz output from C26 which is fed to the Mass Memory Formatter for its internal clocking. C24 and C25 are a four-stage twisted ring counter which will step through eight different states. Each of these eight states are decoded and used to produce eight phase clocks for the operation of the MCDP. The outputs of F19 and F20 are the true clock phases. These outputs are inverted to give bar clock phase from F17 and F18. There are eight phases per each MCDP output word.

The clock rates are determined by one of two ways. First, word rate instruction can be sent over from the Nova 2 computer and stored in latches B27 and B28 shown on sheet 1 of 3. The outputs of these latches are combined in the "or" gates with signals coming from the Mass Memory Formatter. The "or" gates in B24 and B25 are fed to a priority selector, C18. The priority selector will move to the input that has the highest priority and output a three-bit code through C19 that is fed to the multiplexer selector, C23. This feature is devised so that if the mass memory begins to overflow, the Mass Memory Interface can detect the overflow and send a signal to downshift the MCDP word rates. Rate change is allowed only at the beginning of a master frame. Each time a sync word is output, a pulse from a decoder located in F24 will be fed to an inverter, D28, to appear on the enable pin of C4. Thus, any value available from the priority encoder will be placed on C4 whose output in turn is multiplexed into the data stream but is also made available to C23 to latch in a new value for word rate. Thus, word rates are only changed at the beginning of a master frame when it is possible to update the word rate value.

The number of data frames is controlled by a value in the data frame registers shown on sheet 1 (of 3). A25, A26, and A27 are three 9314 quad latches that store a value for the data frame counter which consists of A28, A29, and A30. The data frame counter is loaded, each super frame sequence, by a pulse coming from F15, pin 13. The "load" pulse is generated whenever a master frame end word is detected in the format instructions. Each cycle of master frames and data frames has the counter reloaded at the beginning of the data frame sequence from the register value stored in A25, A26, and A27. The data frame counter is decremented each data frame until it reaches 0. When it reaches 0, a combination of "or" and "nor" gates from D26 and F16 are used to clock a flip-flop to a state to indicate that the counters have reached 0. This signal causes the multiplexers B14, B15, and B16 to be switched to a 0 address. At the end of a data sequence, a pulse from E30 pin 3 will generate through A23 and A18 a signal to load the address counter of the core memory which is B1, B2, and B3 to all 0's. Since the instructions for the master frame are located in addresses 0 up through 2047, the next format instruction will be obtained from this section of the memory. The second half of the memory contains instructions for data frame generation and will be accessed at the end of the master frame.

7.3 Output Data Bus

The output data bus is shown in sheet 1 (of 3) and consists of a tristate bus with connection from 18 different tristate buffers attached to the bus. The tristate bus serves as a big multiplexer to insert data into the output register consisting of E1 through E6. Timing and control functions control the transfer of these buffers onto the output data bus. This party line output bus handles all the data flowing out of the MCDP. All of the words that need to be in the output data stream can be enabled at the proper time for insertion to the five-bit first-in, first-out register. Parallel with this register are two housekeeping registers which are also 7496's. One of the two registers is used for inserting master frame sync pulse which indicates the beginning of a master frame and is used by the Mass Memory Formatter. The other register transfers a "keep bit" which tells the Mass Memory Formatter whether or not it should retain the data that are being transferred. The five-bit register is necessary since some determination of whether a channel code and its associated data are to be retained cannot be made until after part of that group of data words has been transferred to the output data stream. Since the register provides a five-bit delay, the internal determination circuitry can have up to "five word" times to determine whether or not it is desirable to retain a piece of data. For example, when a data word is transferred onto the bus, it must be preceded by its channel code. It is not known whether to keep the channel code until after the data had been obtained from the Analog Signal Conditioner Interface and compared with threshold values. Consequently, the channel code word is transferred to the output register and inserted into the five-bit delay. The next word of the data is now available and those six bits will be clocked into the output. During this time period, threshold limits will be made available from the core memory and used in the comparison circuitry consisting of upper and lower threshold limits obtained by 7485 digital comparators, D18 through D25. If it is decided by the comparator to keep the data, an output pulse will be obtained when the comparators are strobed at the appropriate time. The comparator output pulse will strobe register E8 to set keep bits, thus indicating that

the channel code and its corresponding data should be retained by the mass memory. Conversely, if the comparison was negative, the data would not be retained because no keep bits would be generated in register E8.

The keep bit determination for various other words is made by setting from two to five bits in the output register E8. A large "and"/"or" combinational logic circuit consisting of E14, E13, and D29 determines which registers will be set in E8. Since, in a data frame compression mode, there is a possibility that some or no data words would want to be kept, there must be a way of identifying data frames properly within the data flow. Flip-flop E29 keeps track of any keep bits that have been generated since the last data frame. If a keep bit has been generated, then this circuit will operate to allow an "end of data frame" code and counter value to be enabled so that an "end of data frame" code will be inserted in the data. The circuit must also insert an "end of data frame" code just prior to the master frame to indicate that a new master frame is beginning. To accomplish this, Q1 can be preset by pulses either from the combinational keep bit logic originating from pin 3 of E14 or by the 0 count detected from the frame down-counter register A28, A29, and A30.

7.4 Data Bus Functional Selection

Transfer of data onto the bus is accomplished by decoding micro-instructions coming from PROM's E22 and E23 through decoders E28 and E27. The PROM's generate the strobing necessary to transfer the data onto the bus. The schematic on sheet 1 (of 3) shows the following gates that are used for handling data.

C10 and C11 are frame counter buffers that transfer the count from the data frame counter onto the bus at the appropriate time following an "end of data frame" channel code.

Registers C15 and C13 are calibrate values loaded by the Nova and made available to the bus through C12 and C14. C12 and C14 will be dumped onto the bus after the calibrate channel code. C5 is a gate with the calibrate channel code hardwired into its input. Since calibration is a branch instruction from the main operation, it is only utilized when the MCDP is operating in a calibrate mode.

The time register consisting of D1 through D5 is strobed to load the time whenever a time word is decoded from F18. This register locks in the time code so that it will not change during the time of transfer. Gates D6 through D10 are sequentially strobed, placing the most significant time bits on the bus first. The time words consist of 30 binary bits. See Table II for the organization and value of each time code bit.

Analog data channel codes consisting of one or two words can be dumped onto the bus by D13 or D14. Since most of the time-only six bits is used for a data channel code, D13 only is used. The least significant bits of the data can be dumped by activating E11 while the most significant

bits come from D12. Primarily D12 is utilized since the majority of the time-only six bits is required to meet the required data resolution.

Data for the Environmental Data Processor are transferred across the interface from the two registers, C1 and C2. Data loading from the Environmental Data Processor takes place upon a command from the MCDP originating from PROM's E24 and E25. To start the sequence, the decoder on E30 sends an "initiate" pulse to the Environmental Data Processor to activate a fetch sequence. Following this, the MCDP will issue a load command which will cause the Environmental Data Processor to transfer data to a register consisting of C1 and C2. The Environmental Data Processor also sends the pulse to strobe the data into these registers. This sequence of load commands from the MCDP and register loads from the Environmental Data Processor will continue for the number programmed into the PROM E25. AIDS at Rocky Flats and SADL have different word lengths. Rocky Flats has a total of 11 environmental data channels; SADL has a total of seven environmental data channels. After the data have been transferred to the register gates, C6 and C7 will alternately be strobed to place the data onto the tristate bus.

Bilevel alarm monitoring data are routed through register C3 which is strobed by the decoding network output coming from F27 pin 15. As the data become available from the bilevel alarm monitoring chassis, the data are strobed into C3. A bilevel word transfer consists of transferring the channel code from D13 followed by four bilevel words flowing through C3 and C8 onto the tristate data bus. The channel organization of a bilevel word can be found in Table III. C4 is a register containing the word rate. It is strobed every master frame by a pulse coming from F24 pin 7. Following the word rate channel code, a pulse from the PROM's transfers C9 onto the bus.

E9 serves as an inverter for all the data on the bus to return them to true logic before applying the data to the output registers E1 through E6. E12 is an open collector driver for sending the data signals to the Mass Memory Formatter. The Mass Memory Formatter also receives a master frame sync pulse and a keep bit designator. It receives a 1-MHz clock from C26 pin 5 and from the phase clocking system and a data transfer pulse from F18 pin 10 which is phase 8 of the clock phases.

Sheet 3 (of 3) contains the PROM timing and control circuitry. This circuitry controls the majority of the operations in the MCDP and is partially hardware and partially software programmed. The software program is contained in PROM's E22, E23, E24, and E25. Table VI contains the instructions written into these PROM's. Table VII contains the control outputs from the PROM's. The sequence of operation begins whenever an instruction from the core memory is received at B23, F29, and F25. When B23 is activated by a pulse from F16, it will store those data. The pulse from F16 comes either from a "run" command or from a previous instruction coming from the PROM's memory.

TABLE VI
MCDP PROM Programming

Micro-Program Function	Decimal Address	E25	E24	E23	E22
Time	0			0010	
	1				0000
	2				0001
	3				0010
	4				0011
	5		0000		0100
	6	1110			
Analog Channel 6/6	16		0000	0010	
	17	1011	0111	0100	
	18	1110			
Analog Channel 6/12	32		0000	0010	
	33		0111	0100	
	34	1011	1000	0011	
	35	1110			
Analog Channel 12/6	48		0000	0001	
	49			0010	
	50	1011	0111	0100	
	51	1110			
Analog Channel 12/12	64		0000	0001	
	65			0010	
	66		0111	0100	
	67	1011	1000	0011	
	68	1110			
Weather	80	1101	0110	0010	
	81			0111	
	82	1101		0110	
	83			0111	

TABLE VI (cont)

Micro-Program Function	Decimal Address	E25	E24	E23	E22
Weather	84	1101		0110	
	85			0111	
	86	1101		0110	
	87			0111	
	88	1101		0110	
	89			0111	
	90	1101		0110	
	91			0111	
	92	1101		0110	
	93			0111	
	94	*1101	#0000	0110	
	95	#1110		*0111	
	96	*1101		*0110	
	97			*0111	
	98	*1101		*0110	
	99			*0111	
	100	*1101		*0110	
	101			*0111	
	102	*1101	*0000	*0110	
	103	*1110			
Main Frame End	144		0010	0010	
	145	1110			
Word Rate	192		0100	0010	
	193		0000	0000	
Calibration	194	1110	0101		1001
	195				1000
	196		0000		0111
	197	1110			
Bilevel	208		0000	0010	
	209		1001	0101	

TABLE VI (cont)

Micro-Program Function	Decimal Address	E25	E24	E23	E22
Bi-Level	210		1001	0101	
	211		1001	0101	
	212	0111	1001	0101	
	213	1110			
Sync	224		0000	0010	
	225	1110			
Data Frame End	240		0001	0010	
	241				0110
	242		0010		0101
	243	1110			

* Omitted these codes when programming SADL PROM's

Omitted these codes when programming Rocky Flats PROM's

TABLE VII
MCDP PROM Control Outputs

<u>Codes E22</u>	<u>Pins E28 Pin</u>	<u>Wired To</u>	<u>Control Function</u>
0000	1	D10 - 1, 15	Time - MSB
0001	2	D9 - 1, 15	Time
0010	3	D8 - 1, 15	Time
0011	4	D7 - 1, 15	Time
0100	5	D6 - 1, 15	Time - LSB
0101	6	C11 - 1, 15	DF Counter LSB
0110	7	C10, 1, 15	DF Counter MSB
0111	9	C12, 1, 15	Cal Value MSB
1000	10	C14 - 1, 15	Cal Value LSB
1001	11	C5 - 1, 15	Cal CH Code

<u>E23</u>	<u>E27 Pin</u>	<u>To</u>	<u>Function</u>
0000	1	C9 - 1, 15	Word Rate
0001	2	D14 - 1, 15	Ch. Code MSB
0010	3	D13 - 1, 15	Ch. Code LSB
0011	4	D11 - 1, 15	DATA LSB
0100	5	D12 - 1, 15	DATA MSB
0101	6	C8 - 1, 15	Bilevel
0110	7	C6 - 1, 15	Weather LSB
0111	9	C7 - 1, 15	Weather MSB
1000	10		
1001	11		

<u>E24</u>	<u>E30 Pin</u>	<u>To</u>	<u>Function</u>
0000	1	D26 - 12	Adv MAR
0001	2	E15 - 1	Ck DF Counter
0010	3	D15 - 4	LOAD MAR
0011	4	D15 - 5	Clear MAR
0100	5	F15 - 11	Set Cal FF
0101	6	F22 - 1	CL Cal FF
0110	7	D28 - 1	Weather Initialize
0111	9	D17 - 9	LD DATA Register MSB
1000	10	D16 - 9	LD DATA Register LSB
1001	11	F28 - 14	Bilevel Strobe

TABLE VII (cont)

<u>E25</u>	<u>E25</u>		
1110	12	F15 - 1	JMP - NXT INST
1101	11	F28 - 10	Weather L. D. CMD
1011	10	D30 - 2	Compare
0111	9	D26 - 14	Clear

A new sequence begins when a new operational code, which is contained in D23, is transferred to F23, F14, and F24. The operational code generates several functions. F14 resets the sequence to pull a new set of micro-instructions from the PROM memory. Least significant bits of this word are controlled by F21 so that the PROM sequence begins from the op code designator and four 0's attached to it as least significant bits. The op code is decoded by F23 and F24 to provide pulses for time, weather, main frame, etc. If the instruction word is an analog channel, then it is decoded by F25 and used by B30 to generate a function to immediately initiate another memory cycle. The pulse from B30 pin 6 is used to trigger a "one shot" A21 which is routed back to gates in F13 attached to F26. The pulse from A21 pin 5 will alternately be toggled to strobe either the A or B analog-to-digital converter in the Analog Signal Conditioner Interface. This sequence is required because the address present on JB-1 is now standing on the inputs of the analog-to-digital converters. The flip-flop F26 provides a ping-pong action to alternately strobe the two analog-to-digital converters and increase the "through-put" speed for the system when necessary.

After an analog word has been addressed and the sequence for the analog output has been started, the PROM activates the next instruction from the core memory. This next instruction is the upper threshold value to be compared. As the op code for the upper threshold value appears on the data lines from BJ-2 and the core memory, it activates a decode of that signal through F29. This in turn will cause the value for the upper threshold comparison to be dumped into B17 and B18 registers. It also initiates another memory cycle which will pull the lower threshold value out of memory. F29 decodes this and causes the lower threshold value to be strobed into B19 and B20.

In-bound data from the Analog Signal Conditioner Interface arrives at the MCDP on J9. It is fed to a two-way multiplexer consisting of E16, E17, and E18. F8 is a flip-flop which alternately opens A and B inputs on this gate so that the outputs are in turn strobed into the latches D16 and D17. After the data have appeared on D16 and D17 and the upper and lower thresholds are in their proper registers, the digital comparator consisting of D18 through D25 will compare the threshold limits against the data. A time function from F20 of the phase clock accomplishes the comparison. This strobing occurs every word time at D15; the final function is accomplished at D30 when the output from E25 pin 10 enables the keep bit combinational logic circuit.

7.5 Electrical Operation of MDB Board

The MDB board is a commercial board which fits inside of the Nova 2 computer and receives instructions from the Nova. It is a multiple-purpose board that can be adapted to a number of uses and consists of a number of decode registers and instructions for receiving and transmitting data into and out of the Nova. This board has had a number of interface modifications added in the area provided on the board to adapt its functions to direct use with the Memory Controlled Data Processor.

By referring to the Nova instructions (Table V), it can be seen that there are three basic sets of outgoing instructions: a DOA, DOB, or DOC pulse. There are two incoming instructions used for receiving incoming data, a DIA or a DIC pulse. When the Nova program addresses the MCDP, it will execute an octal code 26 instruction to select the MCDP interface. The output configuration is shown on the MDB schematic for all the data words sent to the MCDP. The data words are sent through F4, F5, F6, and F7. Four IC's buffer output registers on the MDB board are 3D, 4D, 5D, and 6D. The outputs from F4 through F7 are fed through twisted-pair ribbon cable to be terminated in the MCDP with resistors. This forms an open collector data bus with these output gates being enabled whenever a DOA, DOB, DOC pulse is recognized by the MDB board.

Incoming signals put on the open collector transmission bus by the MCDP are buffered by IC's H5, H6, and H7. Those outputs are in turn tied to registers 11E, 12E, 13E, and 14E on the MDB board. With an appropriate DIA or DIC signal, the data on the bus at this time are latched into registers 11E through 14E. With the data thus available, the Nova 2 can strobe the data onto its internal data bus. The pulses DOA, DOB, DOC, DIA, and DIC are also sent through the Memory Controlled Data Processor to perform functions which have been described in the electrical description of the MCDP. Also incoming to the MDB board is one pulse, called the "done" pulse, which informs the Nova that the instruction has been executed.

8.0 Conclusion

The preceding discussion was meant to provide a general view of the operation of the MCDP. Not every IC and its associated function has been described because in many cases their operation is straightforward, such as an inverter gate or counter. Operation of the MCDP can best be understood by realizing that the processor is indeed that, a programmed memory controlled processor which acts upon instructions in the core memory. There are two pages of memory, one extending from 0 to 2047 and one from 2048 to 4095. This is a great deal more memory capacity than is ever expected to be needed by the MCDP but was utilized in this fashion since it is a standard configuration in industry-wide use and hence cheaper to acquire and utilize. The instructions in the memory control the action of the MCDP. As they are accessed and brought from the memory, they will generate a sequence inside the MCDP based primarily upon the micro-instructions stored in the PROM's consisting of E22 through E25. Each instruction from the memory calls forth a sequence of events which occupy the number of word times required to output that word; for example, a sync word has one data word time, but a bilevel word requires five data words of time to finish an instruction. The system cycles one time through the instructions

DISTRIBUTION:

1739 J. D. Williams (2)

1739 R. D. Griffith

1754 C. S. Johnson (8)

9421 M. J. Navratil (5)

8266 E. A. Aas

3141 C. A. Pepmuller (Actg) (5)

3151 W. L. Garner (3)

For DOE/TIC (Unlimited Release)

DOE/TIC (25)

(R. P. Campbell, 3172-3)