

. 23-SI-80

45-5000 10 ERUINO

CHARACTERIZATION OF INTERNAL BOUNDARY LAYER CAPACITORS

H. D. Park* and D. A. Payne

Department of Ceramic Engineering and Materials Research Laboratory

University of Illinois at Urbana-Champaign Urbana, Illinois 61801

Paper to be presented at the American Ceramic Society "International Symposium on Grain Boundary Phenomena in Electronic Ceramics"

Tuesday, April 29, 1980, 10:00 a.m.

Submitted for refereeing and publication in The Proceedings of the International Symposium

ACCEPTED

IN FINAL FORM MAY 12th, 1980

DISCLAIMER This book was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or impled, or assumes any legal liability or responsibility for the accuracy, cumuleieness, or usofulnoze of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owner diphs. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and options of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

DISTRIBUTION OF THIS DOCUMENT IS UNLIMITED

ll

DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency Thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.

ABSTRACT

Internal boundary layer capacitors were characterized by scanning transmission electron microscopy and by microscale electrical measurements. Data are given for the chemical and physical characteristics of the individual grains and boundaries, and their associated electric and dielectric properties. Segregated internal boundary layers were identified with resistivities of $10^{12}-10^{13}$ Ω -cm. Bulk apparent dielectric constants were 10,000-60,000. A model is proposed to explain the dielectric behavior in terms of an equivalent n-c-i-c-n representation of ceramic microstructure, which is substantiated by capacitance-voltage analysis.

I. INTRODUCTION

The properties of polycrystalline electrical ceramics are greatly influenced by the electrical and mechanical boundary conditions existing at grain and phase boundaries. Properties may be engineered into polycrystalline systems, which never could be obtained in single crystals alone. They are a function of polycrystallinity. Notable examples include positive temperature coefficient of resistance (PTCR) thermistors and internal boundary layer (IBL) capacitors. The latter are the subject of this characterization study.

Anomalously high apparent dielectric constants (\bar{K} ') calculated for IBL capacitors are generally attributed to enhanced space charge polarization processes taking place between semiconducting grains and resistive boundaries. Commercial capacitors are usually manufactured from titanate based materials in the perovskite (ABX₃) family, which are made semiconducting (n-type) by aliovalent chemical substitution, gaseous reduction, or combinations thereof. Resistivity distributions are developed within the microstructure by boundary counterdiffusion (p-type), or by sintering in the presence of a liquid phase which solidifies on cooling into an insulator. Ideally, the former method is characterized by grain to grain contact, with interfacial compensation (c) states; and the latter by grain to grain separation, with an insulating (i) intergranular phase. Commercial units often approximate a hybrid assembly between these two end member conditions.

Several investigations have reported on the preparation and properties of IBL capacitors. In particular, Waku¹⁻² reported on the effects of processing conditions, chemical composition, amount and type of dopants, firing practices and resultant dielectric properties. Heywang³⁻⁶, in a pioneering series of papers, developed the concept of potential barriers at grain surfaces. The role of preferentially segregated counterdopants was emphasized. Acceptor states have also been attributed to anion absorption,⁷ and increased concentration of

cation (A) vacancies at grain boundaries.⁸ Intergranular layers were identified by electron microscopy,⁹ decoration techniques,¹⁰ and resistivity probes.¹¹ p-type intermediate layers have also been suggested.¹² Anomalously high dielectric constants were explained in terms of simplified Maxwell-Wagner theory, where space charge enhancement can be calculated in terms of the limiting case of semiconducting grain thickness to insulating boundary width.¹³⁻¹⁴ Electrical measurements of single boundaries in coarse grain material were also attempted by slicing and thinning techniques.⁹ In this paper we report on measurements made *in situ* within the microstructure, by using micromanipulators. The IBL capacitors were previously characterized by scanning transmission electron microscopy (STEM) techniques.

II. EXPERIMENTAL METHOD

IBL capacitors were obtained from commercial sources, and were representative of the types of units currently manufactured from $BaTiO_3$ and $SrTiO_3$. They were designated G and J, respectively. In addition, research and development capacitors were prepared in our laboratory from $SrTiO_3$, and were designated I. After bulk capacitance (C) and resistance (R) measurements were made as a function of temperature (T) and voltage (V), apparent dielectric constants (\overline{K}^*) and resistivities ($\overline{\rho}$) were calculated from geometric consideration. Thin sections were prepared for electron microscopy by diamond wafering and polishing, followed by ion milling.

A Jeol JSEM-200KV electron microscope was used for routine microstructure analysis. Detailed characterization studies were carried out with a Vacuum Generators HP5, which was dedicated to the STEM mode. This particular microscope had a field emission gun, with a typical electron spot size of 5 Å. Point by point chemical analyses were made every 100 Å by energy dispersive analysis of X-rays (EDAX). Microscale electrical measurements were carried

out on polished surfaces, over which a checker-board pattern of electrode pads had been deposited by Pd/Au evaporation through a fine grid network. Contacts were made to electrode pads (25 x 25 μ m) by tungsten wire probes (10 μ m tips) which were positioned by micromanipulators under a compound optical microscope. The microscope was fitted with a warm stage, so that the temperature dependence of \overline{K} ' and $\overline{\rho}$ could be determined for individual grains and boundaries, by selecting appropriate electrode pads.

III. RESULTS AND OBSERVATIONS

1. Microstructure Characterization

Figure 1 illustrates a typical microstructure of a polished and thermally etched surface of a G type IBL capacitor based upon $BaTiO_3$. The grain size ranged between 20-50 µm, with an intergranular phase of anisotropic crystalline morphology. Electron probe microanalysis (EPMA) identified the grains to be (Ba,Sr)(Ti,Sn)O₃, and the boundary phase to be titania rich, Ti:Ba>>1. (Si was also found to be preferentially segregated within the boundary phase, with Al only being present in the boundary region.)

A transmission photomicrograph of a replica of a polished and thermally etched surface of a J-1 type IBL capacitor based on $SrIiO_3$ is given in Figure 2. The grain size ranged from 20-60 µm. (The boundary appears unusually wide in this photomicrograph due to thermal grooving). STEM analysis indicated Bi was preferentially concentrated in the boundary region. EPMA data for a polished but unetched surface are given in Figure 3. Integrated intensities as a function of distance illustrate the concentration profile for Bi, which was concentrated in a 300 Å wide boundary region, and extended 100 Å iuto the grain.

Data for research and development IBL capacitors are given in figures 4 and 5. Figure 4 illustrates the microstructure for a capacitor formed from $SrTiO_3$ powder doped with WO_3 , which was fired in a reducing atmosphere. Cu,0 was later diffused in from external surfaces. The capacitor had a \bar{K}^* = 50,000. The crystalline nature of the counterdoped Cu containing boundary layer is shown by electron diffraction patters. IBL capacitors of a finer microstructure were prepared from prereduced $SrTiO_3$ by liquid phase sintering techniques. The prereduced powder was doped with Bi2WO6, calcined in reducing atmospheres, and size reduced. Capacitors formed by liquid phase sintered with $Pb_5Ge_3O_{11}$ were designated I-1, and those sintered with borates I-2. The final grain size was essentially the same as the starting particulate size. Figure 5 illustrates a typical microstructure for an I-1 IBL capacitor. The grain size ranged from 0.5-2 µm, suitable for multilayer capacitors, which have been made. EPMA identified Pb within the boundary. phase, the crystalline nature of which was established by selected area electron diffraction.

2. Electrical Measurements

Capacitance measurements were made with a Hewlett-Packard 4270-A automatic bridge and a General Radio 1620-A transformer ratio arm bridge. The a.c. signal was 0.2v at 1 KHz. Figure 6 illustrates the d.c. voltage dependence of \overline{K} ' for bulk samples. Dielectric saturation occurred readily with increasing bias for type G IBL capacitors. This is to be expected for ferroelectric materials based upon BaTiO₃. Temperature measurements identified a dielectric transition close to room temperature, with a steep Curie-Weiss decay. Type G IBL capacitors were not stable in their properties as temperature and voltage varied, when compared with the behavior of SrTiO₃ based capacitors. The great advantage of microstructurally engineering IBL

capacitors from paralectric materials is self evident. In addition, $SrTiO_3$ type I IBL capacitors, which contained an insulating intergranular phase, and which approximated a n-i-n structure, were much more stable in their properties than acceptor compensated type J capacitors. The actual magnitude of \bar{K}^{1} depended on the volume fraction of liquid phase sintering compound used. Measurements for individual boundaries are illustrated in Figure 7. When one considers the actual boundary thickness in unetched samples (0.01-0.1 µm), these measurements flo not represent weak field values (e.g., 10^{5} v/cm). The capacitance per boundary was approximately 10 pF, with a dissipation factor less than 4%.

Current-voltage measurements were made of the bulk, grain and boundary regions by using a Keithley 610C electrometer. Typical data are given in Figure 8 for a $SrTiO_3$ type J1 IBL capacitor. Calculated resistivities for a suite of samples indicated boundary resistivities to lie between 10^{12} and 10^{13} Ω -cm,with a grain resistivity of approximately 50 Ω -cm. The grains were ohmic in their I-V characteristics whereas the boundaries were nonohmic above 10v. The voltage dependent resistance (VDR) characteristics of the bulk could be modeled on a series network of distributed boundaries. Typical data for the temperature dependence of resistivity for a J-1 type IBL capacitor are given in Figure 9. The insulating grain boundary (GB) material was more temperature dependent than the semiconducting grains (G).

Capacitance-voltage measurements previously indicated the stability of n-i-n type I capacitors, and the voltage dependence of acceptor compensated materials (G and J). Measurements on the latter were made of the bulk and boundary characteristics, and the data analyzed in terms of step (C^{-2} vs. V) or graded (C^{-3} vs. V) junctions. Unambiguous analysis appeared at first, to be not possible. Data given in figure 10 are for various types of

IBL capacitors. The high voltage behavior approximated Schottky type depletion layer characteristics, and the low voltage behavior suggested insulation stabilization. A hybrid model developed to account for these overall characteristics, is discussed in the following section.

IV. Discussion

STEM analysis revealed both the physical and chemical characteristics of the boundary regions. Microscale electrical measurements determined the resistive and dielectric properties of the boundary conditions. Segregated insulation layers and counterdopants were identified. Probe analyses determined the concentration profiles for additives between resistive boundaries and semiconducting grains. This suggests the possible formation of compensated(c) layers between n-type grains and insulating(i) boundaries. A proposed energy band model for acceptor counterdoped IBL capacitors is given in Figure 11.

The diagram is for unbiased thermal equilibrium, and represents a general case between end member n-i-n and n-c-n equivalent representations. It is referred to as the n-c-i-c-n model for IBL phenomena. The potential barrier (V_B) for the junction is similar to a Schottky model, except that an insulating layer is present within part of the depletion region. Figure 11 indicates the insulation layer to extend δ from the center of the boundary region, and the acceptor profile be of width ω . Thus, the intergranular insulation layer is of total width 2δ , and the compensation layer of width $(\omega - \delta)$ in the grain subsurface.

On application of a bias voltage, the barrier is lowered $(V_B - V)$ in the forward sense, and raised $(V_B + V)$ in the reverse case. The total junction capacitance (\overline{C}), per unit area, is given by the capacitance of the insulating layer (C_i) and the series connected forward (C_C^F) and reverse

 (C_{C}^{R}) biased compensation layers, i.e.,

$$\frac{1}{\bar{c}} = \frac{1}{C_{i}} + \frac{1}{C_{c}^{F}} + \frac{1}{C_{c}^{R}}$$
(1)

which is equivalent to

$$\frac{1}{\overline{c}} = \frac{2\delta}{\varepsilon_{o}K_{i}} + \left[\frac{2(V_{B}-V)}{qN_{D}+\varepsilon_{o}K_{c}}\right]^{1/2} + \left[\frac{2(V_{B}+V)}{qN_{D}+\varepsilon_{o}K_{c}}\right]^{1/2}$$
(2)

where, ε_0 is the permittivity of free space, K_1 and K_c the respective dielectric constants of the insulating and compensation layers, q the electronic charge, and N_{D+} the concentration of uncompensated ionized donors. Two voltage limits therefore exist:

(i) Initially, at V = 0, for a symmetric barrier, $C_C^F = C_C^R$,

$$\frac{1}{\overline{c}} = \frac{2\delta}{\varepsilon_{o}K_{i}} + 2\left[\frac{2v_{B}}{q_{D+}^{N}\varepsilon_{o}K_{c}}\right]$$
 1/2

and

(ii) Finally, at high voltage, $V > V_B$, where reverse biased capacitance dilutes the total series capacitance,

$$\frac{1}{\tilde{c}} = \frac{2\delta}{\varepsilon_{o}K_{i}} + \left[\frac{2(V_{B}+V)}{qN_{D}+\varepsilon_{o}K_{c}}\right]^{1/2}$$
(4)

Examination of equations (2-4) in expanded form, indicates why $(\overline{C})^{-2}$ vs. V data (figure 10) should deviate from linearity, especially at high voltages, due to additional square root terms. Data for single junctions, illustrated in figure 10, have been analysed according to the general n-c-i-c-n model (equation 2). An insulation width of 0.1 µm was taken for 26, which was consistant with STEM analysis of unetched surfaces. The \overline{K}'_{-} value for linear

8

(3)

 SrTiO_3 was 300. For ferroelectric BaTiO_3 , a high field value of $\overline{K}'_c(E) = 600$ was chosen, which is consistent with saturation behavior of (Ba,Sr) (Ti,Sn)O₃. Parameters calculated from intercept and slope data in Figure 11 are summarized below in Table 1.

TABLE 1

Material Parameters for IBL Capacitors

Туре	Material	(cm ³)	κ̈́'i	v _B
G	BaTiO ₃	1.2.10 ¹⁸	55	0.9
J-1	SrTi0 ₃	4.0·10 ²⁰	102	0.8
J-2	SrTiO ₃	5.0·10 ²⁰	39	1.0
	······			

These values are in good agreement with cation dopant concentrations (0.3 at %) in air fired type G material, and combined cation and anion concentrations in reduction fired type J material. Calculated dielectric constant values for insulating boundary phase (K_i) are consistent with STEM analysis, which identified a titania rich boundary phase in type G material, and bismuth rich boundaries in type J capacitors. The possibility of bismuth titanate-strontium titanate derived boundary structures in type J-1 IBL capacitors has yet to be established. Values of V_B are consistent with donor levels within the band gap (3-4eV). Thus the n-c-i-c-n model for commercial IBL capacitors appears to be extremely relevant, when one considers all the possible variations from ideal representation.

SUMMARY

v.

Internal boundary layer capacitors based upon $BaTiO_3$ and $SrTiO_3$ were characterized by STEM analysis and microscale electrical measurements. The intrinsic properties of individual grains and boundaries were determined, as well as the extrinsic properties of polycrystalline ensembles. Commercial capacitors had a grain size of 20 - 60 µm, and contained a segregated boundary phase. The chemical composition and segregation profile of the boundary regions were determined by EPMA. Data were presented for fine grain multilayer compositions. IBL capacitors containing an insulating boundary phase were extremely stable in their properties, and approximated n-i-n model structures. Capacitors formed by valence counterdoping techniques were voltage sensitive, similar to compensated depletion layer n-c-n model. A hybrid representation of ceramic microstructures was proposed, and properties described in terms of a general n-c-i-c-n model. $C^{-2}vs V$ analyses of single junctions were successful. The boundary resistivities were 10^{12} - $10^{13} \Omega$ -cm.

VI. ACKNOWLEDGEMENTS

This work was supported by the Transelco Division of Ferro Corporation and by the Department of Energy. We acknowledge the assistance of P. C. Held, S. M. Park, C. A. T. Suchicital and I. D. Ward.

REFERENCES

- 1. S. Waku, "Studies on the Boundary Layer Ceramic Capacitor," <u>Rev.</u> Elec. Comm. Lab., <u>15</u> (9-10), 689-715 (1967).
- S. Waku, M. Uchidate and K. Kuichi, "Studies on the (Ba,Sr)TiO Boundary Layer Ceramic Dielectrics," <u>Rev. Elec. Comm. Lab.</u>, <u>18</u> (9-10), 681-693 (1970).
- 3. Heywang, W., "Anomalous Semiconductor Effects in BaTiO₃," <u>Solid</u> <u>State Phys., 4</u> 877-882 (1960).
- 4. W. Heywang, "Barium Titanate as a Semiconductor with Blocking Layers," Solid State Electr. 3 (1) 51-58 (1961).
- 5. W. Heywang, "Resistivity Anomaly in Doped Barium Titanate," J. Am. Ceram. Soc., 47 (10) 484-490 (1964).
- 6. W. Heywang, "Semiconducting Barium Titanate," J. Mat. Sci., <u>6</u> 1214-1216 (1971).
- 7. G. H. Jonker, "Halogen Treatment of Barium Titanate Semiconductor," Mat. Res. Bull., 2 401 (1967).
- 8. J. Daniels and R. Wernicke, "New Aspects of an Improved PTC Model," Philips Res. Repts. 31 489-504, (1976).
- 9. H. Rehme, "Elektronenmikroskopischer Nachweis von Sperrschichten in Bariumtitanat-Kaltleiterkeramik," Phy. Stat. Sol., 18 kl01 (1966).
- P. Gerthsen and K. M. Hardtl, "Method for Proof of Inhomogeneity of Conduction at Grain Boundaries," Z. Naturforsch 18a, 423-24 (1963).
- 11. P. Gerthsen, and B. Hoffmann, "Current-Voltage Characteristics and Capacitance of Single Grain Boundaries in Semiconducting BaTiO₃ Ceramics," <u>Sol. Stat. Elec.</u>, <u>16</u> 617 (1973).
- H. Brauer, "Korngrenzensperrschichten in BaTiO₃-Keramik mit hoher effektiver Kielektrizitatskonstante," <u>Z. angew. Phys.</u>, <u>29</u> 282 (1970).
- T. Edahiro and F. Yoshimura, "Experiments on Boundary Layer Dielectrics with Low Temperature Coefficients," <u>Rev. Elec. Comm. Lab.</u>, <u>21</u> (11-12) 843-853 (1973).
- 14. D. L. Johnson and R. T. McSweeney, "Correlation of Properties to Microstructure of a Boundary Layer Capacitor," <u>Ceramic Microstructures '76</u>, 598-609, Westview Press (1977).
 - 15. B. R. Gossick, <u>Potential Barriers in Semiconductors</u>, 89-94, Academic Press, N.Y., (1964).

LIST OF FIGURES

			• • •		
Figure	1	•	Scanning electron photomicrograph of a polished and thermally etched surface of an internal boundary layer capacitor based upon BaTiO ₃ .		
Figure	2	•	Transmission electron photomicrograph of a polished and ther- mally etched surface of an internal boundary layer capacitor based upon SrTiO ₃ prepared by the replica method.		
Figure	3	` :	Segregation profile for Bi in a SrTiO ₃ internal boundary layer capacitor.		
Figure	4	:	Transmission electron photomicrograph and electron diffraction patterns for a SrTiO $_3$ internal boundary layer capacitor doped with Cu and Bi.		
Figure	5	•	Transmission electron photomicrograph and electron diffraction patterns for a SrTiO, internal boundary layer capacitor, liquid phase sintered with Pb ₅ Ge ₃ O ₁₁ .		
Figure	6	:	Dielectric constant-voltage characteristics for internal boun- dary layer capacitors.		
Figure	7	:	Microscale capacitance measurements across individual boundary layers.		
Figure	8	:	Current - voltage measurements of individual grain, boundary and bulk characteristics of a SrTiO ₃ internal boundary layer capacitor.		
Figure	9	:	Temperature dependence of resistivity for individual grain(G) and boundaries(G.B.) in a SrTiO ₃ internal boundary layer capacitor.		
Figure	10	:	Capacitance - voltage characteristics for bulk and individual boundaries in internal boundary layer capacitors.		
Figure	11	:	Energy band diagram for an equivalent n-c-i-c-n representation of barrier characteristics in an internal boundary layer capacitor.		



Figz lum

Fig 3





••







Fig





FSS



GRAIN

n



qV_B

~8+ ~___w

· · ·

. <u>→</u> W _____

GRAIN

'n

E_c E_F

Fig 11