Figure 2. Data and Control Buss Structure

for systems where tests were over in 300 milliseconds. Thus, we started using the Assembler, with plans for using Fortran at a later date when it became available. Our programming effort was done by the engineers doing the hardware design and generally was written for checkout of a device. Then this routine was modified for future use in the system as a driver. All modules were functional; that is, each module had a specific function to perform. A constraint of the system was that during a test of the unit no unplanned events could be allowed to happen that might change the timing sequence of the operations. Thus, only preplanned interrupts were allowed. To accomplish this objective, it was decided that data must be stored in core until the end of a test sequence and then it could be processed and printed. A data space at the top of core was fix-assigned to an absolute address (the only absolute address assigned in the program). Data was stored from this point down in core. After a test was over, this data was compared to limits, printed, and stored on Dectape. This section of core was then free for data storage for the next test. This allowed a free running system with DOS at the bottom of core, data at the top of core, and the program in the middle. Of the total programming effort, approximately 40

percent was for writing the hardware control and 60 percent was for handling the data and operator interface.

At present, this test system (Figure 3) has been used by inspection personnel for over 1 year and during its use the care taken in isolation of analog and digital sections has been warranted. We have experienced several high voltage arcing in units under test that did affect the analog sections but did not affect the computer system.

A problem we did not fully anticipate was the effect of low humidity. This has caused an excessive static build-up on personnel that affects the magnetic storage devices. We have been able to eliminate this by using a conductive floor in the vicinity of the test system. One of our largest problems is the noise immunity of digital integrated circuits; it is difficult to keep them from being affected during HV discharge.

FUTURE ADDITIONS

At present we are planning more software to provide better diagnosis when failures occur, that is, to use the redundant circuitry of the system to help

DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency Thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.

Figure 1. Computer System

The UnibusTM was quickly eliminated for use on both sides of the system because of its requirements for high speed operation. It was decided to restrict the Unibus to the digital section and provide a slower speed buss system for use in the analog interface section. One chassis was designed to interface all the analog section controls to a buss structure and then to interface that buss to the Unibus. The interface scheme was to generate one data-out buss, one data-in buss, and a control buss to gate the data-out and data-in busses. This allows filtering the busses in each chassis as needed to maintain signal integrity. Then the three busses are brought through differential drivers and receivers to the digital side. Separate power supplies and grounds were used on each side of the isolation point.

The key to the system is the operation of the control word. The control word uses the 4 most significant bits to generate a chassis select signal by using a 1 out of 16 decoder (Fairchild 9311). The other 12 bits are transmitted to all interface chassis on the buss. The programming sequence is to move 16 bits to the data-out buffer and then, on the next instruction, a control word is moved out to the control word buffer (Figure 2). The low order 12 bits are latched and sent to all chassis. The upper 4 bits are decoded by the 9311 decoder to give a chassis enable signal to the one chassis selected. The enable line of the 9311 is gated from a 10 us one shot triggered from the delayed clock line of the control word. The chassis enable signal when used with the other 12 bits can be decoded to give 4096 strobe signals for various strobes or uses in each chassis. This allows assigning an address

(Hexadecimal) to each signal and referring to these on both schematic and programming documents. Using three busses for system operation allows the strobe lines for latches and other noise susceptible lines to be conditioned as needed to reject transients generated when the unit under test discharges.

With this basic interface scheme, design of the test system was begun to interface the analog devices listed in Table 1. Noise problems remained a major concern; therefore, one additional safeguard for the unit under test--a programmable digital clock--was added. This device is loaded at the beginning of a test cycle with maximum on-time allowed for a unit. If noise interferes with the computer operation or if for any reason the test is not over and power is not removed when this clock reaches zero, it disables all unit power supplies and removes the power from the unit.

Table 1

DEVICES INTERFACED

1. HP3480 DVM
2. 8 Biomations 610B recorders
3. 4 Pulse width, risetime, peak amplitude measurement systems
4. 4 Tektronix 7704 Oscilloscope
5. 1 DVM switching chassis (70 relays)
6. 4 Coax Attenuators
7. 1 Programmable pulse generator, variable, rise, fall, width amplitude for 0 to 60 volts at 3 amps. Risetime of 1 us.
8. 8 Low voltage power application chassis (200 relays)
9. 10 DAC
10. 2 John Fluke 6265A power supplies
11. 1 Spellman high voltage supply
12. 1 Realtime clock. Generates time marks and stores time of events
13. 1 High voltage application chassis
14. 1 Honeywell visicorder
15. 1 Digital temperature probe
16. 1 Calendar clock
17. 1 Elapsed time clock

SOFTWARE

To operate this system, the software effort was begun approximately 6 months after hardware design. The only language available for programming the system was Assembler, because at this time Fortran had not been released and Basic was too slow

NOTICE

This report was prepared as an account of work sponsored by the United States Government. Neither the United States nor the United States Atomic Energy Commission, nor any of their employees, nor any of their contractors, subcontractors, or their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any information, apparatus, product or process disclosed, or represents that its use would not infringe privately owned rights.

AUTOMATED TESTING IN A HIGH NOISE ENVIRONMENT

R. D. Taylor

The Bendix Corporation, Kansas City Division
Kansas City, Missouri

ABSTRACT

This paper presents a method of using a PDP11 computer to test high energy electronic pulse assemblies. The major problem in using a computer for this type testing is protection of the computer from high voltage transients. A slower speed buss is used to allow conditioning of the signals to keep transients out of the computer system and to allow real-time operation.

TEST REQUIREMENTS

Bendix has developed an automatic system for testing functional parameters of high energy electronic component assemblies. The assemblies use a low voltage input which is converted to a high voltage (less than 10,000 volts). This energy is stored on a capacitor until a discharge command is received. When commanded to discharge, a sprytron dumps the capacitor into a load (typically a short circuit) and produces a critically damped 1 MHz pulse train. The first pulse is less than 10,000 amperes. Typically the unit is powered up, measurement circuits initiated, and the unit triggered in less than 300 milliseconds.

The test system provides a means of insuring that the unit input power requirements and the high voltage rate of rise on the storage capacitor are within specification limits. Besides the input power requirements, the test system must provide the triggers to start transfer of the energy to the load and digitally monitor the energy content of the output pulse. To insure quality and safety of the unit under test, less than 1 critical failure in 10^{10} power applications shall occur. That is, no output shall occur except when commanded. A critical failure is either the unit transferring its energy to the load without trigger or failing to transfer it with trigger. For either condition, all inputs to the unit must be verified. To accomplish this, redundant measurement systems are used. To insure reliability, 100-percent testing is performed at various environmental conditions.

To help ensure the reliability of the high voltage and other critical assemblies, the units are built and tested on laminar flow benches in a clean room. This area has low humidity (10 to 15 percent), which is conducive to static charges. Because the personnel operating the equipment are semi-technical personnel that require detailed operating instructions, all functions are automated where possible to eliminate operator intervention. Data from the testing is stored permanently in the Atomic Energy Commission data bases, and Atomic Energy personnel use the test system to verify data results to major assembly levels.

TEST SYSTEM DESIGN

When design of this system was first begun, certain requirements were paramount. The conditions dictating the design were:

1. Eliminate possibility of operator error not being detected.
2. Ease of storing all data for entering into the S/360 data system.
3. System to be undisturbed by electrical noise generated by capacitor failures and high voltage arcing.
4. Provide redundant means of verifying unit performance.
5. Be easy to modify test conditions.
6. Fail safe operation for unit under test.

After reviewing the design requirements it was decided to use a PDP11/20 computer and program it in PAL-11R Assembler under DOS Version IV. This selection was made after reviewing several mini-computer operating systems. Bendix personnel have considerable experience with DEC computers, and that was considered a major advantage. It was decided that, with the RS64/RC11 (64K words disk), a dual Dectape, a CRT, and a Gould 4800 line printer (Figure 1), the computer system could be used for software development. Also, this system would be powerful enough to allow modifying software on sight for changes to test sequences and functions.

After deciding to use a computer instead of designing a logic controller, our first concern was a method of protecting the computer system against transients. Previous experience with special-purpose controllers had indicated that during arc-overs or high voltage transients, the integrated circuits closest to the unit did not always fail but those two and three levels removed from the unit failed. Therefore, it was decided the analog and digital sections must be isolated. All signals operating in the analog section must allow filtering or conditioning and be selectively turned on and off as needed. One of the best methods of isolating the analog and digital sections is to minimize the number of lines common to the two sections.

MASTER

Figure 3. Test System

support or disprove a failure indication. Other software work is being done to provide documentation of existing routines and correct errors as they are found so that new test problems may be written much faster. Another area requiring work is automating the checkout or calibration of the system. At present, much auxiliary equipment is being used with various programs to calibrate the various systems. By some hardware changes and considerable software addition the system can be verified by running a certification program which would apply certain inputs and measure them. At the end of this certification, a listing could be made of the parameters needing adjusting and where they are located.

We presently are using a Honeywell oscillograph for monitoring 20 to 30 lines of low speed analog data. We have started design and checkout of a multiplexed 9-bit A/D converter storing data on a 9-track phase encoded magnetic tape drive. This digital system would be used to replace the oscillograph. The benefit in using the digital system is that this data would be processed to obtain maximums and minimums of the signal or to check for other predetermined conditions.

At present, the system transfers data by Dectape to the next PDP11/20, where the data is analyzed for quality control and formatted for entry to the S/360. We are working on a hardwired link between the test system and the PDP11/20 data analysis system. This would allow data for each product to be entered immediately after test completion to the next computer which would perform analysis and indicate back through the test system if the unit is in quality control. Plans are being made and hardware checked out for tying the PDP11/20 data analysis computer to a Varian 620I which has several other computers tied to it. The Varian 620I is linked to S/360 for permanent data storage. This allows immediate data updating from the test system to the permanent data base in the S/360 system.