UNT Theses and Dissertations - 16 Matching Results

Search Results

prev Results: 11 - 16

Design and Optimization of Components in a 45nm CMOS Phase Locked Loop

Description: A novel scheme of optimizing the individual components of a phase locked loop (PLL) which is used for stable clock generation and synchronization of signals is considered in this work. Verilog-A is used for the high level system design of the main components of the PLL, followed by the individual component wise optimization. The design of experiments (DOE) approach to optimize the analog, 45nm voltage controlled oscillator (VCO) is presented. Also a mixed signal analysis using the analog and di… more
Access: Restricted to UNT Community Members. Login required if off-campus.
Date: December 2006
Creator: Sarivisetti, Gayathri
Item Type: Refine your search to only Thesis or Dissertation
Partner: UNT Libraries
open access

Energy-Aware Time Synchronization in Wireless Sensor Networks

Description: I present a time synchronization algorithm for wireless sensor networks that aims to conserve sensor battery power. The proposed method creates a hierarchical tree by flooding the sensor network from a designated source point. It then uses a hybrid algorithm derived from the timing-sync protocol for sensor networks (TSPN) and the reference broadcast synchronization method (RBS) to periodically synchronize sensor clocks by minimizing energy consumption. In multi-hop ad-hoc networks, a depleted … more
Date: December 2006
Creator: Saravanos, Yanos
Item Type: Refine your search to only Thesis or Dissertation
Partner: UNT Libraries
open access

Timing and Congestion Driven Algorithms for FPGA Placement

Description: Placement is one of the most important steps in physical design for VLSI circuits. For field programmable gate arrays (FPGAs), the placement step determines the location of each logic block. I present novel timing and congestion driven placement algorithms for FPGAs with minimal runtime overhead. By predicting the post-routing timing-critical edges and estimating congestion accurately, this algorithm is able to simultaneously reduce the critical path delay and the minimum number of routing trac… more
Date: December 2006
Creator: Zhuo, Yue
Item Type: Refine your search to only Thesis or Dissertation
Partner: UNT Libraries
open access

VLSI Architecture and FPGA Prototyping of a Secure Digital Camera for Biometric Application

Description: This thesis presents a secure digital camera (SDC) that inserts biometric data into images found in forms of identification such as the newly proposed electronic passport. However, putting biometric data in passports makes the data vulnerable for theft, causing privacy related issues. An effective solution to combating unauthorized access such as skimming (obtaining data from the passport's owner who did not willingly submit the data) or eavesdropping (intercepting information as it moves from… more
Date: August 2006
Creator: Adamo, Oluwayomi Bamidele
Item Type: Refine your search to only Thesis or Dissertation
Partner: UNT Libraries
open access

A Dual Dielectric Approach for Performance Aware Reduction of Gate Leakage in Combinational Circuits

Description: Design of systems in the low-end nanometer domain has introduced new dimensions in power consumption and dissipation in CMOS devices. With continued and aggressive scaling, using low thickness SiO2 for the transistor gates, gate leakage due to gate oxide direct tunneling current has emerged as the major component of leakage in the CMOS circuits. Therefore, providing a solution to the issue of gate oxide leakage has become one of the key concerns in achieving low power and high performance CMOS … more
Date: May 2006
Creator: Mukherjee, Valmiki
Item Type: Refine your search to only Thesis or Dissertation
Partner: UNT Libraries

Modeling and reduction of gate leakage during behavioral synthesis of nanoscale CMOS circuits.

Description: The major sources of power dissipation in a nanometer CMOS circuit are capacitive switching, short-circuit current, static leakage and gate oxide tunneling. However, with the aggressive scaling of technology the gate oxide direct tunneling current (gate leakage) is emerging as a prominent component of power dissipation. For sub-65 nm CMOS technology where the gate oxide (SiO2) thickness is very low, the direct tunneling current is the major form of tunneling. There are two contribution parts in… more
Access: Restricted to the UNT Community Members at a UNT Libraries Location.
Date: May 2006
Creator: Velagapudi, Ramakrishna
Item Type: Refine your search to only Thesis or Dissertation
Partner: UNT Libraries
Back to Top of Screen